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palavras-chave 
 
Transmissão de dados, igualização, recuperação de dados e relógio, sobre-
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resumo 
 
 
Hoje em dia, a transmissão de dados digital de alto débito binário encontra-se 
em constante evolução. O contínuo aumento das taxas de transmissão tem 
vindo a exigir sistemas de receção cada vez mais sofisticados e complexos, que 
facultem a recuperação dos dados transmitidos ao longo de um canal dispersivo 
que degrada a qualidade do sinal transmitido. Consequentemente, cabe ao 
recetor compensar a distorção introduzida pelo canal bem como a sincronização 
do sinal recebido que, para além de sofrer distorção, vem também afetado por 
jitter. 
A distorção introduzida pelo canal é atenuada através de circuitos de 
igualização, que compensam a resposta em frequência do canal à frequência 
de transmissão, de maneira a tornar a mesma o mais plana possível para a 
frequência desejada. Por sua vez, a sincronização do sinal recebido é 
conseguida através de circuitos de recuperação de dados e relógio, que, 
geralmente, geram um sinal de relógio a partir das transições do sinal de dados 
que é posteriormente utilizado para fazer a amostragem dos dados recebidos. 
O principal foco desta tese incide na modelação de um sistema de receção de 
dados de uma interface de alta velocidade. A simulação do bloco de receção de 
dados implica a modelação de um canal de transmissão em função das 
características do mesmo. 
O sistema de transmissão proposto, desde o transmissor até à saída do bloco 
de recuperação de dados, inclui filtros de igualização para acondicionamento de 
sinal, dos quais várias arquiteturas distintas são estudadas. 
São propostas duas arquiteturas para o circuito de recuperação de dados e 
relógio. A primeira trata-se de um circuito de recuperação de dados e relógio 
com sobre-amostragem 2x, baseado numa arquitetura de Phase Tracking. A 
segunda arquitetura trata-se de um circuito de recuperação de dados e relógio 
com sobre-amostragem 3x, baseado num arquitetura Blind Sampling. 
A análise de resultados da modelação de ambas as arquiteturas do circuito de 
recuperação de dados e relógio é realizada através da aquisição das respetivas 
curvas de tolerância de jitter. É fundamental conhecer a quantidade de jitter 
tolerado por estes circuitos a fim de recuperar os dados com uma probabilidade 
de erro de bit satisfatória. Os resultados obtidos mostram uma correspondência 
bastante próxima dos valores teóricos, onde a arquitetura com sobre-
amostragem 2x apresenta uma tolerância de jitter de, aproximadamente, 
1
2
UI e 
a arquitetura com sobre-amostragem 3x apresenta uma tolerância de, 
aproximadamente, 
2
3
UI para baixas frequências de jitter. 
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Data transmission, equalization, clock and data recovery, oversampling, jitter 
tolerance, Phase Tracking, Blind Sampling.  
abstract 
 
Now-a-days, high-speed digital data transmission is under continuous 
development. The constant increasing on the bitrates has been lead to the need 
of more sophisticated and complex receivers, systems that provide the 
recovering of the transmitted data over a dispersive channel that degrades the 
transmitted signal quality. Therefore, the receiver shall compensate the distortion 
introduced by the channel as well as synchronize the received signal that in 
addition to distortion, is also affected by jitter. 
The distortion derived from the channel is attenuated by means of equalization 
circuits that offset the channel frequency response at the transmission rate, 
making it as flat as possible for the desired frequency. On the other hand, the 
synchronization of the received signal is achieved by means of clock and data 
recovery circuits that usually recover the clock signal through the data transitions 
for sampling the received data. 
The main focus of this thesis concerns the modeling of a data receiver for a high-
speed interface. The simulation of the data receiver block implies the modeling 
of a transmission channel depending on its characteristics. 
The proposed transmission system, from the transmitter to the output of the data 
recovery block, includes equalization filters for signal conditioning, of which 
several distinct architectures are studied. 
It’s proposed two architectures for the clock and data recovery circuit. The first 
one is a 2x oversampling clock and data recovery circuit based on a Phase 
Tracking architecture. The second one, is a 3x oversampling clock and data 
recovery based on a Blind Sampling architecture. 
By modeling both of the architectures of the clock and data recovery circuit, it’s 
intended to analyze the respective jitter tolerance results. It is crucial to know the 
amount of jitter that can be tolerated by these circuits in order to recover the data 
with a satisfying bit error ratio. The obtained results show a very close match to 
the theoretical values, where the 2x and 3x oversampling architecture presents 
a jitter tolerance of, approximately, 
1
2
UI and 
2
3
UI respectively for low jitter 
frequencies. 
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Chapter I 
 
1.Introduction 
 
The current chapter is a brief introduction to the subject of this dissertation project. It presents the motivation 
behind this thesis, its main goals and ends with a description of the structure of this document. 
 
1.1 Communication Systems 
 
Today’s data communication systems is an area that is under constant development. 
Every day, in our work or leisure time, we come in contact with a variety of modern 
communication systems, the most common being the mobile phone, radio, television and the 
internet. Through these media we are able to communicate (nearly) instantaneously with 
people on different continents and receive information about various developments and 
events that occur all around the world. The internet as led to a massive increase in data traffic. 
According to a prediction made by Cisco [1], it is expected a traffic increasing, between 
2013 and 2018, for mobile devices of 61% every year, as seen in figure 1.1(a), where the 
values on the top of the bars correspond to the monthly traffic in Exabyte.  
 
       
(a)                                                                       (b) 
Figure 1.1: Cisco global mobile data traffic prediction: a) Mobile data traffic; b) Number of mobile devices 
and network connections. 
 
As shown in figure 1.1(b), the evolution of mobile networks with higher bandwidths 
is the main factor to the increasing of the data traffic. It is expected that in 2018, 15% of the 
global mobile devices have access to 4G network, 59% to 3G and 26% to 2G. 
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The need to support high bandwidth traffic has required that equipment performance 
grow at an exponential rate. According to a prediction made by International Technology 
Roadmap for Semiconductors (ITRS), the non-return to zero (NRZ) data rate for high-speed 
chip-to-chip communications would reach about 90 Gigabits per Second (Gbps) by the year 
of 2018, as shown in figure 1.2 [2]. 
 
 
Figure 1.2: NRZ data rate for high-speed chip-to-chip communications, based on the ITRS 2007 roadmap 
prediction. 
 
The typical high-speed serial data communication system model is composed by a 
transmitter, a channel and a receiver for any type of transmission, from phone transmission 
to circuit board operations. On data transmission, the data can be transmitted synchronously 
or asynchronously. When the data is synchronously transmitted, the clock and data are 
transmitted in two different channels. On the other hand, the asynchronous transmission does 
not requires two channels, however it depends on a receiver circuit to synchronize the data. 
Since the channel constitutes one of the dominant costs of the system, the asynchronous 
transmission model is one of the most commonly used on low-cost high-speed interconnects. 
Figure 1.3, ilustrates a block diagram of a communication system with a receiver to recover 
and synchronize the data. At the transmitter side, the data signal is synchronized with the 
transmitter clock and launched into the dispersive channel. As the signal travels through the 
dispersive channel, the signal is subjected to channel impairments, such as frequency 
dependent losses, reflections and crosstalk from adjacent channels. 
   
 
 
Figure 1.3: Block diagram of a communication system. 
 
With the increasing of the bitrates, the channel impairements become more significant 
and thus, due to limited channel bandwidth, arises the inter-symbol interference (ISI) 
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phenomenon, which causes the signal amplitude to further degrade. In order to compensate 
the losses and distortion at higher bitrates, an equalizer is usually set at the receiver side. 
In addition to ISI problem at higher bitrates, the near-end cross talk (NEXT) from 
adjacent agressor lines becomes a major noise contributor. NEXT happens when a signal 
from a transmitter at one end of a cable interferes with a receiver at the same end of the 
cable, thereby reducing the signal-to-noise ratio (SNR) at the receiver [3]. Moreover, NEXT 
introduces bounded uncorrelated jitter (BUJ) to the data signal, which causes the opening of 
the data eye diagram to be narrower and thus increasing the bit error ratio (BER). 
Beyond the equalizer at the receiver side, there is also a clock and data recovery (CDR) 
circuit. Such circuit is used in order to extract a clock signal from the asynchronous and 
noisy data received on serial data communication systems, allowing to retime the data and 
thus removing the jitter accumulated during the transmission. 
Figure 1.4 classifies the high-speed receivers based on the sampling circuit used to 
recover the data as well as a few examples of CDR architectures for clock synchronization. 
 
 
Figure 1.4: Classification of high-speed receivers. 
 
Binary-sampling receivers sample the received signal with a binary sampling circuit, 
such as a flip-flop. The analog-to-digital converter (ADC) based receivers sample the data 
by using an ADC converter. Both of the previous mentioned receiver architectures are 
further classified into phase-tracking and blind-sampling CDR categories. The phase-
tracking receivers consist on aligning a local clock with the received signal by means of a 
phase-tracking feedback loop in order to synchronize the received signal. On the other hand, 
blind-oversampling receivers sample the signal with a clock that is free-running with respect 
to the received symbol boundaries. 
A blind-sampling CDR may be a good alternative to address the main issue presented 
on every data transmission, namely the jitter, since the blind-sampling CDR category offers 
a higher sampling rate while sampling the received data on the best sampling point, typically 
greater than two times the data rate.  
 
High-Speed 
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Binary-Sampling 
Architecture 
ADC 
Architecture 
Phase-Tracking 
CDR 
Blind-Sampling 
CDR 
Phase-Tracking 
CDR 
Blind-Sampling 
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1.2 Motivation 
 
In digital transmission systems, the receiving section, particularly the data and clock 
recovery circuit, plays a very important role with regard to the reconstruction of the original 
transmitted data, after having suffered attenuation, channel noise, amongst other factors 
derived from the transmission channel. The response of this subsystem to the several 
transmission conditions is a major focus of several verification tasks. The importance of the 
circuit simulations to the transistor level is quite important, however, for being so complex, 
end up being heavy simulations that consume a large simulation time. In a world where the 
“Time to Market” is a key factor for business success, this problem should be solved through 
other tools, such as by creating a model that can simulate these circuits at the system level, 
obtaining faster results with the same accuracy. Thus, using MatLab, it is possible to create 
a conceptual model of a baseband transmission system for mixed-signal that represents the 
whole network from the transmitter to the receiver in order to simulate such systems quickly 
and efficiently, enabling subsequently analysis, characterization, interpretation and 
prediction of possible responses related to the signals involved in this type of systems. 
 
1.3 Goals 
 
This work aims to obtain a model of a baseband transmission system, simulated in 
MatLab, that represents the entire transmission network, from the transmitter to the output 
of the data recovery block, in respect to high-speed serial data communications. Since this 
is a “mixed-signal” transmission network, it will include analog and digital modeling. 
Thus, the work will approach the following topics: 
 Transmission channel: Modeling a microstrip transmission line on a cooper 
FR4 substrate; 
 Transmitter and receiver equalization: Filter dimensioning and subsequent 
modeling; 
 Clock and Data Recovery: Modeling a 2x and 3x oversampling CDR that can 
operate at high-speed bitrates; 
 Jitter Tolerance: Estimate and compare the jitter tolerance of the modeled 
CDRs. 
 
1.4 Thesis organization 
 
This thesis is composed by six chapters. Chapter 2 presents a theoretical study related 
to the problems faced on high-speed digital transmission. It describes the inter-symbol 
interference problem and the several jitter subcomponents. Next, it introduces techniques to 
obtain the jitter tolerance and the jitter transfer curves of a device. It describes several 
I. Introduction 
5 
 
measures that are performed on eye diagram analysis and demonstrates how to estimate BER 
depending on the quality factor of an eye diagram. Concluding the chapter, a two-port 
network analysis is made in order to determine its transfer function depending on electrical 
characteristics of a microstrip line for channel modeling. 
Chapter 3 focus on equalization techniques for high-speed data transmission. It begins 
with a brief introduction to the concept of equalization and where to perform it. It is studied 
different equalization architectures that are performed on the transmitter and receiver side of 
the transmission system. Equalization architectures applied at the transmitter and receiver 
side are modeled in MatLab, such as a finite impulse response (FIR) filter, a feed-forward 
equalizer (FFE) and a continuous-time linear equalizer (CTLE) with different configuration 
modes and analysed their effect on a transmitted bit stream. 
Chapter 4 aims to study three different CDR topologies: feedback phase-tracking, 
blind-sampling and phase alignment without feedback phase-tracking. It is analysed the 
concepts and modeled each block of a phase-locked loop. A detailed analysis is performed 
on the loop filter parameters to study the behaviour of a phase-locked loop according to the 
loop filter parameters. An example of a non-ideal signal generated by a VCO is analysed in 
terms of power spectral density as well as its phase noise graphic. Next, it is analysed a 3x 
oversampling and a gated-oscillator CDR architecture as well as the algorithms behind these 
two architectures. This chapter ends with a comparison between the previously mentioned 
CDR topologies, presenting specific applications for each of them. 
Chapter 5 proposes the transmission interface to implement the previously studied 
models. It is described the transmission channel for different bitrates and analysed the ideal 
equalization modes for a 10Gbps data transmission through the proposed channel. After 
selecting the pre/post-equalization modes, it is performed clock and data recovering through 
a 2x and 3x oversampling CDR topology for further performance comparison. 
Chapter 6 concludes this thesis with the main conclusions for the developed work and 
proposes potential ideas for future work. 
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Chapter II 
 
2.Characteristics of Serial Data 
Communications 
 
This chapter introduces one of the main problems that leads to data recovery errors due to channel limited 
bandwidth: Inter-Symbol Interference. Posteriorly, it presents an analysis of several jitter components that may be present 
on data transmission, how to measure the resilience of a receiver to input jitter (jitter tolerance) and how to 
measure/analyze the jitter transfer function of a device. Next, it provides an overview of methods for eye diagram analysis 
and bit error ratio estimation. Concluding the chapter, a two-port network analysis is presented for channel modeling. 
 
2.1 Inter-Symbol Interference 
 
In a communication channel there are several threats that degrade the probability of 
error. One of those threats is known as the inter-symbol interference, which arises when the 
communication channel is dispersive [4], i.e., in the time-domain, the result of high-
frequency attenuation is the temporal spreading of a transmitted symbol during one symbol-
period into adjacent symbol periods. 
Inter-symbol interference is present when the capacity of a channel does not fill the 
requirements for the pattern transmitted by the source. The channel capacity is described by 
Shannon-Hartley’s theorem, where is stated that the maximum rate at which information can 
be transmitted over a noisy communication channel is directly related with the channel 
bandwidth. This channel capacity is then determined by the Shannon-Hartley’s equation as 
follows: 
𝐶 = 𝐵 log2 (1 +
𝑆
𝑁
)                                                     (2.1) 
Where C is the channel capacity in bits per second, B is the channel bandwidth in Hertz 
(Hz) and 
𝑆
𝑁
 the SNR of the transmitted signal, expressed as a linear power ratio. 
Figure 2.1 shows an example, simulated in MatLab, of the effect of a channel where 
its capacity does not fill the requirements for the transmitted pattern, and thus ISI 
phenomenon occurs. It can be seen that the received waveform fails to reach the maximum 
amplitude value during the symbol period (1µs bit period) as well as it fails to reach the 
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minimum amplitude value before the next symbol period due to the distortion introduced by 
the channel. Increasing the bitrate and keeping the same channel bandwidth, the fraction of 
the pulse’s energy that across the neighboring symbols becomes larger, making it difficult 
to identify the transmitted symbol at a given sampling instant, contributing to the increase 
of BER. 
 
 
Figure 2.1: Low bandwidth channel effect on the transmitted signal. 
 
From Shannon-Hartley’s theorem, the solution for the ISI problem arises mostly on 
increasing the channel bandwidth, however it has a finite value as well as a greater channel 
bandwidth implies a more expensive system. Thus, the commonly used solution for ISI 
compensation is equalization, which is discussed on the chapter 3. 
 
2.2 Jitter 
 
Inter-symbol interference is not the only problem that affect the efficiency of serial 
data transmissions. One of the biggest problems that worries engineers is jitter. 
Jitter is defined as short-term non-cumulative variations of the significant instants of a 
digital signal from their ideal positions in time [5], which means that the rising and falling 
edges of the signal do not have a fixed position, and thus the signal period varies from its 
nominal period. A second parameter closely related to jitter is wander, which is defined as 
long-term variations in the significant instants of the signal. If the timing variation is faster 
than 10 Hz it is called jitter, otherwise it is called wander [5]. 
Figure 2.2 illustrates the effect of jitter on digital signals, where 𝐽𝑛 represents the time 
error interval (TIE) over the several significant instants of an ideal clock and a jittered clock. 
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Figure 2.2: TIE at each clock period of a jittered clock. 
 
With TIE measurements, it is possible to represent all those deviations on a jitter 
histogram as a probability density function (PDF) histogram, and thus allowing to identify 
different types of jitter. 
According to [6] and [7], jitter is typically divided into two categories, illustrated on 
the figure 2.3: 
 
 
Figure 2.3: Jitter subcomponents. 
 
 Deterministic jitter (DJ): Follows a non-Gaussian probability density 
function, which is bounded in magnitude. Its causes are clearly linked to system 
events, for example interference with neighboring channels during level 
transitions; 
 
o Periodic jitter (PJ): Periodic variations of the significant instants of 
the signal over the time. Typical causes are ground bounce or power 
supply variations; 
o Bounded Uncorrelated Jitter (BUJ): Related with the influence of 
adjacent channels on the bit time. It is uncorrelated to the data stream 
and is commonly caused by crosstalk; 
o Data dependent jitter (DDJ): Refers to jitter whose amount is 
dependent on the bit pattern that is being transmitted, i.e. correlated to 
the data stream; 
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 Inter-symbol interference (ISI): Interference between 
adjacent symbols. Caused by bandwidth limitations on the 
transmission lines; 
 Duty cycle distortion (DCD): Variation on the bit period of 
certain bit states, i.e. “1” being always longer than “0” on a 
consecutive alternated pattern (101010), or vice versa. Caused 
by bias settling and insufficient VCC supply of a component; 
 
 Random jitter (RJ): Follows a normal Gaussian distribution, which is 
unbounded and described in terms of the root mean square (RMS) value, σ, of 
the RJ distribution. RJ does not depend on events, usually system components 
or external influences may cause it. White noise prevalent in all active and 
passive components is an example for RJ generation. 
The sum of the peak-to-peak random jitter with deterministic jitter is defined as total 
jitter (TJ) [8]: 
𝑇𝐽 =  𝑅𝐽𝑝𝑝 + 𝐷𝐽                                                   (2.2) 
DJ is bounded, so it does not build up with time. On the other hand, RJ is unbounded 
and the peak-to-peak jitter keeps growing with time, tending to infinity, which means that 
accurately measuring would take infinity time – in theory. However, for truly Gaussian 
distributions it’s possible to predict the peak-to-peak jitter at a given BER from the RMS 
jitter value obtained from the distribution, resulting in a quick measurement. Thus, the 𝑅𝐽𝑝𝑝 
can be expressed as follows: 
𝑅𝐽𝑝𝑝 = 2𝑁 ∗ 𝑅𝐽𝑟𝑚𝑠                                                 (2.3) 
Where N is the number of standard deviations corresponding to the required BER, 
multiplied by a factor of 2 since we are dealing with peak-to-peak measurements, given in 
the table below. 
 
BER N BER N 
𝟏𝟎−𝟑 3.09 𝟏𝟎−𝟏𝟎 6.36 
𝟏𝟎−𝟒 3.72 𝟏𝟎−𝟏𝟏 6.71 
𝟏𝟎−𝟓 4.27 𝟏𝟎−𝟏𝟐 7.03 
𝟏𝟎−𝟔 4.75 𝟏𝟎−𝟏𝟑 7.35 
𝟏𝟎−𝟕 5.20 𝟏𝟎−𝟏𝟒 7.65 
𝟏𝟎−𝟖 5.61 𝟏𝟎−𝟏𝟓 7.94 
𝟏𝟎−𝟗 6.00 𝟏𝟎−𝟏𝟔 8.22 
Table 2.1: 𝑅𝐽𝑝𝑝 multiplication factor. 
 
The amount of TJ measured at the receiver input, at a given BER, must be less than 
the jitter tolerance of the receiver, so the data can be recovered efficiently. Jitter tolerance is 
discussed in the next section (2.2.1). 
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2.2.1 Jitter Tolerance 
 
Jitter tolerance is defined as a measurement to check the resilience of equipment to 
input jitter [9]. The device under test (DUT), for example a CDR, is subjected to worst case 
jitter in order to test if the CDR circuit is able to detect the input data signal with the desired 
BER specification. To measure the jitter tolerance, a signal is generated with sinusoidal jitter 
and applied to the CDR. Usually, it is measured by increasing the sinusoidal jitter amplitude 
at each jitter frequency until errors are detected. The maximum peak-to-peak amplitude of 
sinusoidal jitter that can be tolerated by the CDR to ensure a specified BER, is defined as 
the CDR jitter tolerance measure. 
Sinusoidal jitter is usually present on phase-locked loops (PLL), mostly due to the fact 
that voltage controlled oscillators (VCO) are not ideal [10]. This type of jitter can be modeled 
as a cosine function [11] given by: 
𝑣(𝑡) = (𝑣0 + ∆𝑣(𝑡)) cos(2𝜋𝑓𝑐𝑡 + 𝜑(𝑡))                                (2.4) 
Where 𝑣0 is the effective signal amplitude, ∆𝑣(𝑡) is the amplitude noise, 𝑓𝑐 the carrier 
frequency, in Hz, and 𝜑(𝑡) is the phase component, which defines the sinusoidal jitter as 
follows: 
𝜑(𝑡) = 𝐴 sin(𝜔𝑗𝑡)                                                  (2.5) 
Being A the maximum phase difference between an ideal and jittered clock, defined 
as 𝐴𝑗 ∙ 2𝜋 radians (rad), and 𝜔𝑗 the jitter frequency, in radians per second (rad/s). Thus, 
ignoring the amplitude noise, it comes that: 
𝑣(𝑡) = 𝑣0 cos(2𝜋𝑓𝑐𝑡 + 𝐴𝑗2𝜋 sin(𝜔𝑗𝑡)⏟              
𝑗(𝑡)
)                               (2.6) 
The maximum and minimum period of the jittered signal can be obtained by 
differentiating the cosine argument, 𝑗(𝑡), in relation to time: 
𝜔(𝑡) =  𝜔𝑐 + 𝐴𝑗2𝜋𝜔𝑗 cos(𝜔𝑗𝑡)                                     (2.7) 
The maximum and minimum period (𝑇 =
2𝜋
𝜔
) are obtained when cos(𝜔𝑗𝑡) equals to 
-1 and +1, respectively: 
{
𝑇𝑚𝑎𝑥 =
2𝜋
𝜔𝑐−𝐴𝑗2𝜋𝜔𝑗
 (𝑠)
𝑇𝑚𝑖𝑛 =
2𝜋
𝜔𝑐+𝐴𝑗2𝜋𝜔𝑗
 (𝑠)
                                             (2.8) 
The maximum and minimum frequency of the signal is defined by: 
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{
𝑓𝑚𝑎𝑥 = 𝑓𝑐 + 𝐴𝑗𝑤𝑗  (𝐻𝑧)
𝑓𝑚𝑖𝑛 = 𝑓𝑐 − 𝐴𝑗𝑤𝑗  (𝐻𝑧)
                                             (2.9) 
 
 
                                   (a)                                                                                   (b)  
 
                                   (c)                                                                                   (d) 
Figure 2.4: Sinusoidal jittered clock example: a) Ideal and jittered clock; b) TIE histogram; c) Frequency 
variation of the jittered clock; d) TIE variation. 
 
Measurement Expected Obtained 
𝒇𝒎𝒊𝒏 (𝐌𝐇𝐳) 484.29 476.19 
𝒇𝒎𝒂𝒙 (𝐌𝐇𝐳) 515.71 526.32 
𝑻𝑰𝑬𝒎𝒊𝒏 (𝒏𝒔) -1 -1 
𝑻𝑰𝑬𝒎𝒂𝒙 (𝒏𝒔) 1 1 
Table 2.2: Sinusoidal jittered clock simulation. 
Figure 2.4 and table 2.2 show the obtained results for a simulation of two clock signals, 
where one was ideal and to the other one was added sinusoidal jitter. The clock frequency 
was 𝑓𝑐 = 500𝑀𝐻𝑧, the jitter frequency was 𝑓𝑗 = 5𝑀𝐻𝑧 and the jitter amplitude was half of 
the bit period (𝐴𝑗 = 0.5). 
As it can be seen by the simulation results, the obtained 𝑓𝑚𝑖𝑛 and 𝑓𝑚𝑎𝑥 are not the same 
than the expected ones due to limited bit resolution. Sinusoidal jitter is the ideal one for 
testing a CDR up to its limit, since it is possible to easily generate several signals, sweep 
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them at different amplitudes and frequencies of jitter and add them sequentially to a DUT, 
allowing engineers to obtain results from different systems, compare them and to write 
system specifications, usually in the form of jitter tolerance mask. 
In figure 2.5 is represented a jitter tolerance mask. It is important to know that when 
the jitter frequency is higher than the jitter corner frequency (𝑓3), corresponding to the 
lowest jitter amplitude level, the CDR is unable to track the phase changes in the received 
data with higher jitter amplitudes than 𝐴1. Thus, the jitter amplitude 𝐴1 is referred to as the 
maximum allowable jitter amplitude for high jitter frequencies (above 𝑓3). For frequencies 
below 𝑓3, the CDR is able to track these low frequency phase changes, up to a certain peak-
to-peak jitter amplitude. 
 
 
Figure 2.5: Jitter tolerance mask. 
 
In phase tracking CDRs, increasing the corner frequency allows the CDR to tolerate a 
higher jitter amplitude. However, increasing the corner frequency also increases the system 
complexity, increasing the jitter generation and jitter transfer, which may lead to erroneous 
results. 
In oversampling CDRs, the parameter that determines the jitter tolerance performance 
is the oversampling ratio. The oversampling CDR can track the jitter by updating the 
sampling phase, up to a certain jitter amplitude. This phase changing speed is limited by the 
oversampling ratio. The higher is the oversampling ratio, more complex is the system, which 
leads to a slower phase update. 
 
2.2.2 Jitter Transfer Function 
 
Jitter transfer function (JTF) measures the amplitude of jitter present in a signal at the 
output of a device under test as a function of jitter frequency [12]. It refers to the ratio of the 
amplitude of jitter at the output of the DUT to the amplitude of jitter at the input, at a given 
frequency, measured in dB: 
𝐻(𝑓) = 20 log (
𝑂𝑢𝑡𝑝𝑢𝑡 𝑗𝑖𝑡𝑡𝑒𝑟
𝐼𝑛𝑝𝑢𝑡 𝑗𝑖𝑡𝑡𝑒𝑟
) (𝑑𝐵)                                   (2.10) 
JTF is important in long-distance transmission systems, which use cascaded repeaters 
to receive and retransmit data, cleaning up the signal over the transmission process. As a 
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signal crosses a network, the jitter generated by the equipment becomes the input jitter to the 
next part of the network. This jitter can be amplified over the transmission and exceed the 
jitter tolerance of the subsequent equipment, which may cause errors as the signal progresses 
through the network equipment. Thus, jitter transfer measurement is required in order to 
confirm that there is no amplification of jitter by the network elements in the transmission 
system. 
Figure 2.6 shows an example of a jitter transfer function. The X-axis represents the 
frequency of jitter and the Y-axis is the ratio of jitter output versus jitter input, measured in 
dB. 
 
 
Figure 2.6: Jitter transfer mask. 
 
As it can be seen on the figure, any jitter below the cut-off frequency is transferred 
from the input to the output without suffering attenuation. Jitter frequencies above the cut-
off frequency are severely attenuated. 
For a phase-tracking CDR, the higher the loop bandwidth, the more complex it is, the 
better to track jitter and thus the better is the jitter tolerance, however the cut-off frequency 
of the jitter transfer function is also increased and, consequently, more jitter frequencies will 
not suffer attenuation, so the worse will be the jitter transfer. In sum, there is a trade-off 
between the jitter tolerance and the jitter transfer while selecting the proper bandwidth of the 
CDR, mostly when it is required a large amount of devices across a long-distance 
transmission system. 
 
2.3 Eye Diagram 
 
The data eye diagram is a methodology to represent and analyse a high-speed digital 
signal. It is constructed from a digital waveform by overlaying subsequent parts of the 
waveform into a single graphic with signal amplitude on the vertical axis and time on 
horizontal axis. By repeating this construction over many samples of the waveform, the 
obtained graphic represents the average statistics of the signal, resembling an eye with an 
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opening that corresponds to one bit period, defined as Unit Interval (UI) width of the eye 
diagram [13]. 
 
Figure 2.7: Eye diagram of a signal after transmission through a limited bandwidth channel. 
 
Fig 2.7 
Number 
Measure Description 
1 
Zero 
Level 
Measure of the mean value of the logical 0 (𝜇0), with a standard 
deviation of 𝜎0. 
2 One Level 
Measure of the mean value of the logical 1 (𝜇1), with a standard 
deviation of 𝜎1. 
3 Rise Time 
Transition time of the data from 10% level to the 90% level on 
the upward slope. 
4 Fall Time 
Transition time of the data from the 90% level to the 10% level 
on the downward slope. 
5 
Eye 
Height 
Measure of the vertical eye opening. An ideal eye opening would 
be measured from the one level to the zero level. However, noise 
on the eye will cause the eye to close. 
6 Eye Width 
Measure of the horizontal eye opening. Ideally, the eye width 
would be measured between the crossing points of the eye. 
However, jitter may appear on the waveform and influence the 
eye opening. 
7 
Timing 
Jitter 
Deviation of a transition from its ideal time. 
8 
Eye 
Amplitude 
Difference between the logic 1 level and the logic 0 level. 
9 Bitrate 
Inverse of the bit period, which is the distance between the two 
crossing points of the eye. 
Table 2.3: Definition of important measurements taken on eye diagrams. 
 
Figure 2.7 and table 2.3 describes respectively an example, simulated in MatLab, of a 
high-speed digital signal eye diagram, where the signal suffered from significant channel 
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impairments such as attenuation, noise, ISI, amongst others, and several measurements that 
are usually performed when analyzing system performance information [13] . 
A great deal of system performance information can be extracted from an eye diagram, 
including the optimal “decision instant”, which corresponds to the instant that the height of 
the eye is at its widest. The eye diagram measurement results are statistical averages of the 
samples of the waveform. These samples are usually modeled by Gaussian random variables, 
with a mean and standard deviation, respectively µ and σ. 
 
2.4 Bit Error Ratio 
 
BER is defined as a ratio between the number of received erroneous bits and the total 
number of transmitted bits. It is possible to determine the BER through the received statistics 
of the eye diagram levels.  
Figure 2.8(a) depicts a signal corrupted by white Gaussian noise, received by a 
decision circuit, which samples the incoming data at the decision instant 𝑡𝐷, determined 
through clock recovery [14]. At each instant 𝑡𝐷, it is extracted a value I, which fluctuates 
around the mean value 𝜇1 or 𝜇0. The decision circuit compares the sampled value I with a 
threshold value 𝐼𝑡ℎ and defines it as bit 1 if 𝐼 >  𝐼𝑡ℎ or bit 0 if 𝐼 <  𝐼𝑡ℎ. An error occurs if it 
calls 1 when 𝐼 <  𝐼𝑡ℎ, or 0 when 𝐼 >  𝐼𝑡ℎ due to noise reasons. Thus, the error probability can 
be defined as: 
𝑃𝑒𝑟𝑟𝑜𝑟 = 𝑝(1)𝑃(0|1) + 𝑝(0)𝑃(1|0)                                     (2.11) 
Where 𝑝(1) and 𝑝(0) are the probabilities of transmitting bit 1 and 0, respectively, 
𝑃(0|1) is the conditional probability of 0 given 1, i.e. the probability of deciding 0 when 1 
is transmitted, and vice versa for 𝑃(1|0). Assuming that the probability of transmitting a 1 
or 0 is equal, 𝑝(0) = 𝑝(1) =
1
2
 and the error probability becomes:  
𝑃𝑒𝑟𝑟𝑜𝑟 =
1
2
[𝑃(0|1) + 𝑃(1|0)]                                          (2.12) 
Considering now figure 2.8(b), which depicts the probability density functions 𝑝1(𝑖) 
and 𝑝0(𝑖) of the signal level with mean value 𝜇1 for logic 1 level and 𝜇0 for logic 0 level, 
being i the signal level at the decision instant, the probability of occurring bit error can be 
now expressed as follows: 
𝑃𝑒𝑟𝑟𝑜𝑟 =
1
2
[∫ 𝑝1(𝑖)𝑑𝑖
𝐼𝑡ℎ
−∞
+ ∫ 𝑝0(𝑖)𝑑𝑖
+∞
𝐼𝑡ℎ
]             (2.13) 
Assuming that the logic 1 and 0 level are modeled by Gaussian distributions with mean 
and standard deviations of 𝜇1 and 𝜎1 for bit 1 and 𝜇0 and 𝜎0 for bit 0, it comes that: 
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{
 
 𝑝1(𝑖) =
1
𝜎1√2𝜋
𝑒
−
(𝑖−𝜇1)
2
2𝜎1
2
𝑝0(𝑖) =
1
𝜎0√2𝜋
𝑒
−
(𝑖−𝜇0)
2
2𝜎0
2
                                                (2.14) 
Replacing (2.14) into (2.13), yields: 
 𝑃𝑒𝑟𝑟𝑜𝑟 =
1
2
[∫
1
𝜎1√2𝜋
𝑒
−
(𝑖−𝜇1)
2
2𝜎1
2 𝑑𝑖
𝐼𝑡ℎ
−∞
+ ∫
1
𝜎0√2𝜋
𝑒
−
(𝑖−𝜇0)
2
2𝜎0
2 𝑑𝑖
+∞
𝐼𝑡ℎ
]                        (2.15) 
Where the conditional probabilities correspond in equation (2.15) to [14]: 
{
 
 𝑃(0|1) = ∫
1
𝜎1√2𝜋
𝑒
−
(𝑖−𝜇1)
2
2𝜎1
2 𝑑𝑖
𝐼𝑡ℎ
−∞
=
1
2
𝑒𝑟𝑓𝑐 (
𝜇1−𝐼𝑡ℎ
𝜎1√2
)
𝑃(1|0) = ∫
1
𝜎0√2𝜋
𝑒
−
(𝑖−𝜇0)
2
2𝜎0
2 𝑑𝑖
+∞
𝐼𝑡ℎ
=
1
2
𝑒𝑟𝑓𝑐 (
𝐼𝑡ℎ−𝜇0
𝜎0√2
)
                       (2.16) 
 
(a)                                       (b) 
Figure 2.8: Probability of incorrect bit decision: a) Received signal; b) Gaussian probability densities for bit 1 
and 0. 
Being 𝑒𝑟𝑓𝑐 the complementary error function, the BER can be determined depending 
on this function by replacing (2.16) into (2.12): 
𝐵𝐸𝑅 = 
1
4
[𝑒𝑟𝑐𝑓 (
𝜇1−𝐼𝑡ℎ
𝜎1√2
) + 𝑒𝑟𝑓𝑐 (
𝐼𝑡ℎ−𝜇0
𝜎0√2
)]                                     (2.17) 
Equations (2.15) and (2.17) show that the BER depends on the decision threshold 𝐼𝑡ℎ. 
In practice, 𝐼𝑡ℎ is optimized to minimize the BER, which occurs when 𝐼𝑡ℎ is chosen such that 
[14]: 
 
(𝐼𝑡ℎ−𝜇0)
2
2𝜎0
2 =
(𝜇1−𝐼𝑡ℎ)
2
2𝜎1
2 + ln (
𝜎1
𝜎0
)                                                (2.18) 
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In most practical cases, the term ln (
𝜎1
𝜎0
) from the equation (2.18) is negligible, since 
the decision threshold is usually defined on the middle of the data amplitude (𝐼𝑡ℎ =
𝜇1+𝜇0
2
), 
which means that 𝜎1 = 𝜎0, so ln (
𝜎1
𝜎0
) = 0 and thus (2.18) reduces to: 
𝐼𝑡ℎ−𝜇0
𝜎0
=
𝜇1−𝐼𝑡ℎ
𝜎1
≡ 𝑄                                                      (2.19) 
Resulting the following optimal decision threshold value: 
𝐼𝑡ℎ =
𝜎0𝜇1+𝜎1𝜇0
𝜎0+𝜎1
                                                      (2.20) 
When the decision threshold is defined on the middle of the data amplitude, 𝐼𝑡ℎ =
𝜇1+𝜇0
2
 and, replacing (2.20) into (2.19), Q is given by: 
𝑄 =
𝜇1−𝜇0
𝜎0+𝜎1
                                                         (2.21) 
The value Q is referred to as the “Q-factor”, which represents the distance, in terms of 
number of standard deviations, that the threshold 𝐼𝑡ℎ is from the mean values 𝜇1 and 𝜇0. The 
Q-factor is related with the BER for the optimum setting of the decision threshold, which is 
obtained from equations (2.17) and (2.19): 
𝐵𝐸𝑅 =
1
2
𝑒𝑟𝑓𝑐 (
𝑄
√2
)                                                 (2.22) 
The complementary error function can be found on tabulated form in mathematical 
handbooks or through numerical integration (𝑒𝑟𝑓𝑐(𝑥) = 1 − erf(𝑥) =
2
√𝜋
∫ 𝑒−𝑦
2
𝑑𝑦
+∞
𝑥
). 
Figure 2.9 shows how the BER varies with the Q parameter, where it can be seen that 
the BER improves as Q increases. 
 
 
Figure 2.9: BER estimation as a function of the Q parameter. 
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2.5 Scattering Parameters Channel Model 
 
Scattering parameters (S-parameters) are an elegant form for representing a 
transmission line as a set of a two-port network parameters. Such parameters are used for 
networks operating at radio frequency (RF) and microwave frequencies. They characterize 
the way that a traveling current and voltage waves may be affected on a transmission line 
when they meet some discontinuity caused by, for example, the insertion of a network into 
the transmission line, i.e. S-parameters represent the network in terms of behavior of power 
waves that flow through the network. 
What distinguishes S-parameters from the other forms of representation, like Y or Z-
parameters, is the fact that S-parameters are the easier ones for evaluating the frequency 
behavior of the circuit, since they consider that all the circuit terminations are properly 
terminated with matched loads. For example, with transistor amplifiers a nearly matched 
load may be necessary for the amplifier to operate correctly, whereas an open or short load 
may render the amplifier nonfunctional. 
 
2.5.1 Two-Port Network Analysis 
 
A two-port network is defined as an electrical network with two terminals that connect 
external circuits. This electrical network is usually modeled and characterized by S-
parameters. 
Figure 2.10 represents a two-port network, where 𝑎𝑖 and 𝑏𝑖 are, respectively, incident 
and reflected waves [15]. 
 
 
Figure 2.10: Two-port network schematic. 
 
To characterize the S-parameters from the input to the output, the signal source applied 
at the input port of the network is represented as a Thévenin equivalent circuit, whose voltage 
is 𝑉𝑆 and impedance 𝑍𝑆, with an output connected to a 𝑍𝐿 impedance linked to the ground, 
and vice versa. 
The incident and reflected waves at the two-port network are described with the 
extracted S-parameters matrix (𝑆𝑖𝑗), with respect to a known characteristic impedance (𝑍0), 
according to the following relationship: 
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[
𝑏1
𝑏2
] = [
𝑆11 𝑆12
𝑆21 𝑆22
] [
𝑎1
𝑎2
]                                             (2.23) 
Each S-parameter of the S-parameters matrix has a definition: 
 
 𝑆11 represents the reflection coefficient of the input port (return loss), when the 
output port is matched with the characteristic impedance (𝑍𝐿 = 𝑍0); 
 𝑆22 represents the reflection coefficient of the output port , when the input port 
is matched with the characteristic impedance (𝑍𝑆 = 𝑍0 and 𝑉𝑆 = 0); 
 𝑆21 represents the transmission gain (insertion loss), when the output port is 
matched with the characteristic impedance; 
 𝑆12 represents the inverse transmission gain, when the input port is matched 
with the characteristic impedance. 
 
Thus, S-parameters are given by the following equations: 
𝑆11 =
𝑏1
𝑎1
|
𝑎2=0
               (2.24)          𝑆12 =
𝑏1
𝑎2
|
𝑎1=0
               (2.26) 
𝑆21 =
𝑏2
𝑎1
|
𝑎2=0
               (2.25)          𝑆22 =
𝑏2
𝑎2
|
𝑎1=0
               (2.27) 
 
2.5.2 Reflection Coefficients and I/O Port Impedances 
 
Reflection coefficient is important to describe how much of an electromagnetic wave 
is reflected by an impedance discontinuity in the transmission medium. It is defined as the 
ratio between the amplitude of the reflected wave and the incident wave. 
The source and load reflection coefficients, respectively 𝜌𝑠 and 𝜌𝐿, are determined by 
taking into account the characteristic impedance of the transmission line, with the following 
relationship: 
𝜌𝑠 =
𝑏𝑠
𝑎𝑠
=
𝑍𝑠−𝑍0
𝑍𝑠+𝑍0
                                                 (2.28) 
𝜌𝐿 =
𝑏𝐿
𝑎𝐿
=
𝑍𝐿−𝑍0
𝑍𝐿+𝑍0
                                                 (2.29) 
Considering figure 2.10 to determine the reflection coefficient at the input port, the 
Thévenin equivalent circuit is at the input side. So, there are no independent source voltages 
or current sources at the output and the output port incident wave, 𝑎2, is equal to the reflected 
wave at the output impedance, 𝑏𝐿, i.e., 𝑎2 = 𝑏𝐿. Moreover, the reflected wave 𝑏2 will be 
equal to the incident wave  𝑎𝐿 at the output impedance, thereby establishing the 
constraint 𝑏2 = 𝑎𝐿 [15]. 
So far, it is possible to determine the reflection coefficient at the output port as follows: 
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𝜌2 =
𝑏2
𝑎2
=
𝑎𝐿
𝑏𝐿
=
1
𝜌𝐿
                                                  (2.30) 
Given that 𝑏2 = 𝑎𝐿 and 𝑎2 = 𝑏𝐿 = 𝑎𝐿𝜌𝐿, from (2.23) the load incident wave is given 
by: 
𝑏2 = 𝑆21𝑎1 + 𝑆22𝑎2𝑎𝐿 = 𝑆21𝑎1 + 𝑆22𝑎𝐿𝜌𝐿𝑎𝐿 =
𝑆21
1−𝑆22𝜌𝐿
𝑎1         (2.31) 
As well as, 
𝑏1 = 𝑆11𝑎1 + 𝑆12𝑎2𝑏1 = 𝑆11𝑎1 + 𝑆12𝑎𝐿𝜌𝐿 𝑎𝐿 =
𝑏1−𝑆11𝑎1
𝑆12𝜌𝐿
          (2.32) 
Equating both results, the reflection coefficient at the input port can be determined: 
𝑆21
1−𝑆22𝜌𝑙
𝑎1 =
𝑏1−𝑆11𝑎1
𝑆12𝜌𝐿
[𝑆21𝑆12𝜌𝐿 + 𝑆11(1 − 𝑆22𝜌𝐿)]𝑎1 = 𝑏1(1 − 𝑆22𝜌𝐿) 

𝑏1
𝑎1
= 𝑆11 +
𝑆21𝑆12𝜌𝐿
(1−𝑆22𝜌𝐿)
= 𝜌1                                                                           (2.33)                                                                                                                
By analyzing equation (2.33), it can be seen that 𝜌1 = 𝑆11 when 𝜌𝐿 = 0, which implies 
that the load impedance is matched to the characteristic impedance (𝑍𝐿 = 𝑍0). It can also be 
observed that 𝜌1 = 𝑆11 even if 𝜌𝐿 ≠ 0, i.e., if the reverse transmission gain, 𝑆12, equals to 
zero, which in practice does not happens. 
The reflection coefficient at the output port, 𝜌2, can be determined in function of the 
S-parameters the same way that the coefficient 𝜌1. The signal injection shall be done now 
on the side of the port 2, which means that the Thévenin equivalent circuit is now on the port 
2 and thus 𝑏1 = 𝑎𝑠 and 𝑎1 = 𝑏𝑠 = 𝜌𝑠𝑎𝑠 [15]. 
From (2.31), it follows that: 
𝑏2 = 𝑆21𝑏𝑠 + 𝑆22𝑎2
𝑏2
𝑎2
= 𝑆21
𝑏𝑠
𝑎2
+ 𝑆22 = 𝜌2                      (2.34) 
And from (2.32): 
𝑎𝑠 = 𝑆11𝜌𝑠𝑎𝑠 + 𝑆12𝑎2𝑎2 =
(1−𝜌𝑠𝑆11)
𝑆12
𝑎𝑠                              (2.35) 
From (2.34) and (2.35), simplifying, 𝜌2 is obtained: 
𝜌2 =
𝑆12𝑆21
(1−𝜌𝑠𝑆11)
𝑏𝑠
𝑎𝑠
⏞
𝜌𝑠
+ 𝑆22 = 𝑆22 +
𝜌𝑠𝑆12𝑆21
(1−𝜌𝑠𝑆11)
                                (2.36) 
By analyzing (2.36), it can be seen that 𝜌2 = 𝑆22 when 𝜌𝑠 = 0, or 𝑆12 = 0 or even both 
equal to zero. 
The input port impedance can be determined by replacing (2.33) into the following 
equation: 
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𝜌1 =
𝑏1
𝑎1
=
𝑍𝑖𝑛−𝑍0
𝑍𝑖𝑛+𝑍0
𝑍𝑖𝑛 =
1+𝜌1
1−𝜌1
𝑍0 =
(1−𝜌𝐿𝑆22)(1+𝑆11)+𝜌𝐿𝑆12𝑆21
(1−𝜌𝐿𝑆22)(1−𝑆11)−𝜌𝐿𝑆12𝑆21
𝑍0              (2.37) 
Bearing in mind that, 
𝜌2 =
𝑏2
𝑎2
=
𝑍𝑜𝑢𝑡−𝑍0
𝑍𝑜𝑢𝑡+𝑍0
                                                 (2.38) 
Replacing (2.36) into (2.38), the output port impedance is determined as follows: 
𝑍𝑜𝑢𝑡 =
1+𝜌2
1−𝜌2
𝑍0 =
(1+𝑆22)(1−𝜌𝑠𝑆11)+𝜌𝑠𝑆12𝑆21
(1−𝑆22)(1−𝜌𝑠𝑆11)−𝜌𝑠𝑆12𝑆21
𝑍0                            (2.39) 
 
2.5.3 Transfer Function with Basis on S-Parameters 
 
In order to modeling a data transmission channel, the two-port network transfer 
function with basis on S-Parameters must be determined. To determine the overall transfer 
function, denominated 𝐴𝑣, it is needed to determine the two-port network transfer function, 
presented at figure 2.10 as 
𝑉2
𝑉1
, as well as the input port voltage related to the signal source 
voltage transfer function, 
𝑉1
𝑉𝑠
 [15]. 
Thus, the input port to output port voltage is determined as follows: 
𝑉2
𝑉1
=
𝑎2+𝑏2
𝑎1+𝑏1
=
𝑎2
𝑎1
1+𝜌2
1+𝜌1
                                               (2.40) 
From (2.30), it is known that: 
𝑏2 = 𝜌2𝑎2 = 𝑆21𝑎1 + 𝑆22𝑎2
𝑎2
𝑎1
=
𝑆21
𝜌2−𝑆22
                              (2.41) 
Thus, replacing (2.30) and (2.36) into (2.40), 
𝑉2
𝑉1
=
𝑆21
1−𝜌𝐿𝑆22
1+𝜌𝐿
1+𝜌1
                                                  (2.42) 
To obtain the 
𝑉1
𝑉𝑠
 transfer function, it can be done by applying the voltage divider 
expression: 
𝑉1
𝑉𝑠
=
𝑍𝑖𝑛
𝑍𝑖𝑛+𝑍𝑠
=
1+𝜌1
1−𝜌1
1+𝜌1
1−𝜌1
+
1+𝜌𝑠
1−𝜌𝑠
=
(1+𝜌1)(1−𝜌𝑠)
2(1−𝜌1𝜌𝑠)
                                 (2.43) 
The overall transfer function comes by: 
                                      𝐴𝑣 =
𝑉2
𝑉1
×
𝑉1
𝑉𝑠
=
𝑉2
𝑉𝑠
 
II. Characteristics of Serial Data Communications 
23 
 
                       𝐴𝑣 =
𝑆21
2
1+𝜌𝐿
1−𝜌𝐿𝑆22
1−𝜌𝑠
1−𝜌1𝜌𝑠
=
𝑆21
2
1+𝜌𝐿
1−𝜌𝐿𝑆22
1−𝜌𝑠
1−𝜌𝑠𝑆11−
𝜌𝑠𝜌𝐿𝑆12𝑆21
1−𝜌𝐿𝑆22
           
 𝐴𝑣 =
𝑆21
2
(1+𝜌𝐿)(1−𝜌𝑠)
(1−𝜌𝐿𝑆22)(1−𝜌𝑠𝑆11)−𝜌𝑠𝜌𝐿𝑆12𝑆21
                                (2.44) 
 
2.5.4 Electrical Parameters Analysis 
 
There are several electrical parameters of microstrip lines that are required for circuit 
design, such as the series capacitance, inductance, resistance and conductance. These 
electrical parameters depend on the characteristic impedance, line attenuation, wavelength, 
propagation constant, amongst other line characteristics, which can be obtained through 
several approximate expressions. 
 
 
Figure 2.11: Electrical parameters of a microstrip line. 
 
These approximation models depend on the values of the width of the strip conductor 
(w), the thickness of the strip conductor (t), the thickness of the dielectric sheet  (i.e., the 
height – separation – of the strip from the ground plane – h) and the length of the transmission 
line (l). Figure 2.11 depicts a microstrip line model where it is shown the several line 
parameters that are required to obtain the electrical characteristics of a microstrip line. 
For a transmission line as the one represented on the figure 2.11, the S-parameters 
matrix [16] is the following: 
 [
𝑆11 𝑆12
𝑆21 𝑆22
] = 
=
1
1−𝜌𝑠𝜌𝐿𝑒−2𝛾
(𝑠)𝑙 [
−𝜌𝑠 + 𝜌𝐿𝑒
−2𝛾(𝑠)𝑙 √(1 − 𝜌𝑠2)(1 − 𝜌𝐿2)𝑒
−𝛾(𝑠)𝑙
√(1 − 𝜌𝑠2)(1 − 𝜌𝐿2)𝑒
−𝛾(𝑠)𝑙 −𝜌𝐿 + 𝜌𝑠𝑒
−2𝛾(𝑠)𝑙
]  (2.45) 
Where the propagation constant 𝛾(𝑠), for any type of conductor, can be determined 
from the primary line coefficients [17] by means of the relationship: 
𝛾 = √𝑍𝑌                                                        (2.46) 
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Where, 
𝑍 = 𝑅 + 𝑗𝜔𝐿, the series impedance of the line per meter and, 
𝑌 = 𝐺 + 𝑗𝜔𝐶, the shunt admittance of the line per meter. 
Replacing on the propagation constant equation, it comes that: 
𝛾 = √(𝑅 + 𝑗𝜔𝐿)(𝐺 + 𝑗𝜔𝐶) 
𝛾 = √𝑗𝜔𝐿 (1 +
𝑅
𝑗𝜔𝐿
) 𝑗𝜔𝐶 (1 +
𝐺
𝑗𝜔𝐶
) 
𝛾 = 𝑗𝜔√𝐿𝐶 (1 +
𝑅
𝑗𝜔𝐿
)
1
2
(1 +
𝐺
𝑗𝜔𝐶
)
1
2
                                   (2.47) 
At high frequencies, 𝜔𝐿 ≫ 𝑅 and 𝜔𝐶 ≫ 𝐺, which means that the approximation 
(1 + 𝑥)
1
2 ≈ (1 +
1
2
𝑥) for 𝑥 ≪ 1 is valid on this case, thus it becomes: 
𝛾 ≈ 𝑗𝜔√𝐿𝐶 (1 +
𝑅
2𝑗𝜔𝐿
) (1 +
𝐺
2𝑗𝜔𝐶
) 
𝛾 ≈ 𝑗𝜔√𝐿𝐶 (1 +
𝑅
2𝑗𝜔𝐿
+
𝐺
2𝑗𝜔𝐶
+
𝑅𝐺
4(𝑗𝜔)2𝐿𝐶⏟    
≈0
)                             (2.48) 
Which yields, 
𝛾 ≈ (
𝑅
2
√
𝐶
𝐿
+
𝐺
2
√
𝐿
𝐶
) + 𝑗𝜔√𝐿𝐶 = 𝛼 + 𝑗𝛽                               (2.49) 
From the general expression for the characteristic impedance in terms of the primary 
line coefficients, it is possible to extract the inductance per unit length, which is given by: 
𝑍0 = √
𝑍
𝑌
= √
𝑅+𝑗𝜔𝐿
𝐺+𝑗𝜔𝐶
                                                (2.50) 
At high frequencies, 𝜔𝐿 ≫ 𝑅 and 𝜔𝐶 ≫ 𝐺, so the characteristic impedance expression 
is defined as the following approximation: 
𝑍0 ≈ √
𝐿
𝐶
                                                         (2.51) 
Where C is the capacitance per unit length of the microstrip and 𝑍0 the characteristic 
impedance. Having the values of C and 𝑍0, the inductance per unit length, L (H/m), of the 
microstrip line comes by: 
𝐿 = 𝐶𝑍0
2                                                        (2.52) 
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As it was said before, there are different approximation formulas available for 
estimating the value of the electrical parameters of a microstrip line, however, some of them 
present a lower error than others. In [18] it can be found a comparison for closed form models 
for the capacitance per unit length of microstrip interconnects, based on analythical, 
numerical and empirical approaches. To compare these models, it was manufactured a series 
of microstrip lines and measurements were performed of its capacitance per unit length by 
using IET Labs Inc. model IMF – 600 Impedance meter. The measured results were 
compared with the results taken from the several approximation models, where Wheeler’s 
model proved to be one of the most accurate, with the smallest error rates. 
There are two different methods for determining the microstrip properties: 
I. An analysis method where it is known the ratio between 
𝑤
ℎ
 and the dielectric 
constant 𝜀𝑟, and it is pretended to find the characteristic impedance value 𝑍0; 
II. A synthesis method where it is known the characteristic impedance value 𝑍0 
and the dielectric constant 𝜀𝑟, and it is pretended to find the 
𝑤
ℎ
 ratio and the 
effective dielectric constant 𝜀𝑓. 
For the first method, Wheeler’s approximation formula for the characteristic 
impedance on narrow strips [19], where 
𝑤
ℎ
≤ 3.3, is given by: 
𝑍0 =
𝑍𝑓0
𝜋√2(𝜀𝑟+1)
{ln [
4ℎ
𝑤
+√16 (
ℎ
𝑤
)
2
+ 2] −
1
2
(
𝜀𝑟−1
𝜀𝑟+1
) (ln
𝜋
2
+
1
𝜀𝑟
ln
4
𝜋
)}         (2.53) 
For wide strips, where 
𝑤
ℎ
> 3.3, it is given by: 
𝑍0 =
𝑍𝑓0
2𝜋√(𝜀𝑟+1)
{
𝑤
2ℎ
+
ln 4
𝜋
+
ln(
𝜀𝜋2
16
)
2𝜋
(
𝜀𝑟−1
𝜀𝑟
2 ) +
𝜀𝑟+1
2𝜋𝜀𝑟
[ln
𝜋𝜀𝑟
2
+ ln (
𝑤
2ℎ
+ 0.94)]}
−1
  (2.54) 
Where 𝑍𝑓0 is the impedance on vacuum and 𝜀 the electric permittivity, 𝜀 = 𝜀𝑟𝜀0. 
For the second method, for wide strips where 𝑍0 ≤ (44 − 2𝜀𝑟)Ω: 
𝑤
ℎ
=
2
𝜋
[(𝑑𝑒 − 1) − ln(2𝑑𝑒 − 1)] +
𝜀𝑟−1
𝜋𝜀𝑟
[ln(2𝑑𝑒 − 1) + 0.293 −
0.517
𝜀𝑟
]       (2.55) 
Where, 
𝑑𝑒 =
59.95𝜋2
𝑍0√𝜀𝑟
                                                      (2.56) 
For narrow strips, where 𝑍0 > (44 − 2𝜀𝑟)Ω: 
𝑤
ℎ
= (
𝑒𝐻
8
−
1
4𝑒𝐻
)
−1
                                                 (2.57) 
Where, 
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𝐻 =
𝑍0𝜋√2(𝜀𝑟+1)
𝑍𝑓0
+
1
2
𝜀𝑟−1
𝜀𝑟+1
(ln
𝜋
2
+
1
𝜀𝑟
ln
𝜋
4
)                                (2.58) 
The effective dielectric constant 𝜀𝑒 is given by: 
𝜀𝑒 =
𝜀𝑟+1
2
+ [1 −
1
2𝐻
𝜀𝑟−1
𝜀𝑟+1
(ln
𝜋
2
+
1
𝜀𝑟
ln
𝜋
4
)]
−2
                             (2.59) 
For a value of 𝑍0 > (63 − 2𝜀𝑟)Ω: 
𝜀𝑒 =
𝜀𝑟+1
2
+
𝜀𝑟−1
2
(1 +
10ℎ
𝑤
)
−0.555
                                     (2.60) 
For frequencies above about 2GHz, the effect of frequency dependence of the 
dielectric constant is taken into account. The used expression for evaluating 𝜀𝑒(𝑓) as the 
frequency f varies is the following: 
𝜀𝑒(𝑓) = 𝜀𝑟 −
𝜀𝑟−𝜀𝑒
1+(
ℎ
𝑍0
)
1.33
(0.43𝑓2−0.009𝑓3)
                                 (2.61) 
The capacitance per unit length, C (F/m), of the microstrip [18] is determined by the 
following expression: 
𝐶 =
4𝜀0𝜀𝑒
ln{1+
1
2
(
8ℎ
𝑤𝑒
)[(
8ℎ
𝑤𝑒
)+√(
8ℎ
𝑤𝑒
)
2
+𝜋2]}
                                      (2.62) 
Where 𝑤𝑒 is the effective width, which is the actual width of the strip, plus a correction 
to account for the non-zero thickness of the metallization: 
𝑤𝑒 = 𝑤 +
𝑡
𝜋
ln
{
 
 
 
 
4𝑒1
√(
𝑡
ℎ
)
2
+[
1
𝜋(
𝑤
𝑡
+1.1)
]
2
}
 
 
 
 
                                     (2.63) 
So far, it has been demonstrated how to determine the inductance per unit length, the 
characteristic impedance and the capacitance per unit length as a function of the substrate 
parameters of a microstrip line. Still left to determine the microstrip resistance and 
conductance per unit length. The resistance per unit length, R (Ohm/m), is determined as 
follows: 
𝑅 =
1
𝜎𝑤𝑡
                                                                      (2.64) 
Where 𝜎 is the substrate conductivity and w and t the width and thickness, respectively, 
of the strip conductor. To conclude, the conductance per unit length G (S/m) depends on the 
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frequency and the geometrical features of the conductor in the same way as the capacitance 
per unit length, C, determined as follows: 
𝐺 = 2𝜋𝑓 tan(𝛿) 𝐶                                                (2.65) 
Where 𝛿 is the skin depth constant and is determined as a function of frequency by: 
𝛿 = √
1
𝜎𝜋𝑓𝜇
                                                       (2.66) 
 
2.6 Summary 
 
On this chapter some important concepts related to the problems faced on high-speed 
digital transmission were studied. It was seen the ISI phenomenon, which is the temporal 
spreading of a transmitted symbol during one symbol-period into adjacent symbol periods, 
caused by low channel bandwidth and several jitter subcomponents were defined and 
analysed their main causes. 
It was seen that the measurement of jitter tolerance of a given device is made by 
applying a corrupted bit stream with periodic jitter at several jitter amplitude and frequency 
values and verified at which jitter amplitudes and frequencies the device recovers the data 
with a specified BER. On the other hand, the jitter transfer curve is obtained by the ratio 
between the amplitude of jitter at the output of a device and the amplitude of jitter at its 
input. 
Different important measurements that are performed on eye diagram analysis were 
defined and it was seen how to estimate BER of a decision circuit that samples the incoming 
data at the best sampling instant, determined through clock recovery, from the Q-factor of 
an eye diagram. 
Concluding the chapter, a method for modeling a dispersive channel was presented, 
where it was used approximation formulas based on Wheeler’s model for the characteristic 
impedance and the capacitance per unit length of a microstrip line. 
The study performed on this chapter allowed to know the phenomena behind high-
speed digital transmissions that difficult the system efficiency, how to analyse the reliance 
of a receiver, how to analyse and measure the signal integrity and how to model a channel. 
These topics are the main basics on the “know-how” in digital transmission systems and they 
allow now to easier understand the used techniques for signal conditioning and data recovery 
on these systems, which will be studied and analysed in the next chapters.
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Chapter III 
 
3.Equalization 
 
Equalization is indispensable to attenuate the Inter-Symbol Interference caused by the limited bandwidth 
channels. This chapter begins by presenting the points where equalization can be performed and ends with an overview 
of several equalization architectures. Different types of equalization architectures are modeled in MatLab for further 
comparison with respect to signal improvements. 
 
3.1 Equalization Characteristics 
 
As industry moves to bitrates in the Gbps range, ISI can cause complete eye closure 
within a few inches of printed circuit board trace, a few feet of copper cable or a few tens of 
kilometres of optical fibre. To complicate the problem, ISI can change over the time, which 
means that effective solutions need to constantly adapt to the changing channel 
characteristics. Equalization is the commonly used technique to compensate the ISI problem.  
An equalizer is a filter whose transfer function is ideally the inverse of the channel’s 
transfer function. Equalizers are divided into linear and non-linear. The linear equalizer 
typically boost the high-frequency content of the signal using linear operations. In contrast, 
non-linear equalizers depend on non-linear operations to estimate the ISI in order to subtract 
it from the signal. Linear and non-linear equalization can be pre-set or adaptive. If the 
characteristics of the channel are known while designing the equalizer, constant equalizer 
settings are sufficient (pre-set). On the other hand, a variable channel response may require 
adaptive equalization, where the filter coefficients are adjusted to the channel properties.  
Equalization can be implemented in the transmitter, receiver or even in both sides. 
When the equalization is performed in the transmitter, it is termed as pre-equalization. When 
it’s performed in the receiver, it is known as post-equalization.  
With the increasing of the transmission rates, equalization became crucial to reduce 
ISI and thus allowing clock and data recovery. 
 
3.1.1 Pre-Equalization 
 
As it was said before, equalization performed on the transmitter is known as pre-
equalization. Pre-equalization refers to increasing, within a band of frequencies, of the 
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magnitude of some (usually higher) frequency content of a signal in order to improve the 
overall SNR by minimizing the adverse effects of such phenomena as attenuation and 
distortion. Pre-equalization is commonly used to improve signal quality at the output of a 
data transmission by distorting the transmitted signal to correct for distortions introduced by 
the transmission channel, producing a received signal which more closely resembles the 
original or desired signal and thus allowing the use of higher frequencies or producing fewer 
bit errors. This pre-distortion introduced by the pre-equalizer filter may have two types: pre-
emphasis or de-emphasis. Pre-emphasis is defined as the increasing of the high frequency 
content of a signal relative to the low frequency content, and de-emphasis is the decreasing 
of the low frequency content relative to the high frequency content. Figure 3.1 depicts an 
example of pre-emphasis, simulated in MatLab, where is shown two cases: the transmission 
without pre-emphasis and the transmission with an emphasized signal. It can be seen on the 
received waveform with pre-emphasis that the signal is now able to reach the maximum 
amplitude value during the symbol period (1µs of bit period) as well as to reach the minimum 
amplitude value before the next symbol period, which means that after the signal passes 
through the channel, the combination of pre-equalization and channel attenuation cancel out, 
leaving an ISI-free signal at the input of the receiver. 
 
 
Figure 3.1: Pre-emphasis impact on the received signal. 
 
3.1.2 Post-Equalization 
 
Equalization performed on the receiver is known as post-equalization. Post-
equalization usually attenuates the ISI by acting as a band-pass filter with a certain gain 
peaking to compensate the channel losses at the frequency of the bitrate. Post-equalization 
is commonly used to improve signal quality at the input of a CDR, producing a received 
signal which more closely resembles the desired signal and thus resulting in fewer bit errors. 
Figure 3.2 shows the effect of linear equalization on the receiver side using a filter with a 
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peaking gain around 𝑓𝑐, where 𝑇𝑋𝑂𝑈𝑇 is the signal to be transmitted, 𝑅𝑋𝐼𝑁 is the channel 
output signal and 𝑅𝑋𝐸𝑄 is the equalized signal at the receiver side. It can be seen that the 
frequency response of the channel with the frequency response of the equalizer turns into a 
flat frequency response up to 𝑓𝑐, preventing the attenuation of the high-frequency component 
imposed by the channel and thus reducing the channel induced ISI. 
 
 
Figure 3.2: Frequency domain of the effect of filtering equalization. 
 
3.2 Equalization Architecture 
 
It was discussed before that equalizer filters can be implemented at the transmitter, 
receiver or at both sides. Basically, the only difference between pre and de-emphasis is the 
value of the DC gain of the equalizer transfer function. For digital filters, the emphasis is 
usually specified in the value of the taps of a FIR filter, while for a CTLE the emphasis is 
specified in the high-frequency peaking gain of the filter that increases the effective 
bandwidth of the channel.  
Digital and continuous time linear filters are implemented in different ways and have 
distinct behaviours that will be discussed below. 
 
3.2.1 TX Equalization 
 
The transmitter-side equalization is commonly performed by a FIR filter that boosts 
the high-frequency content of the signal before it is launched into the dispersive channel. 
In [20] is presented an example of the behaviour of a Stratix IV GX transmitter FIR 
filter used to emphasize the signal to be transmitted. Figure 3.3 depicts the concept of a FIR 
filter. It can be seen by the figure that the device contains four programmable drivers, where 
the main driver, 𝑉𝑟𝑒𝑓, controls the base amplitude with or without pre-emphasis and the other 
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three are pre-emphasis taps: pre-tap, 1st post-tap and 2nd post-tap. A polarity setting is also 
available for pre-tap and 2nd post-tap. 
 
 
Figure 3.3: Pre-equalizer FIR filter. 
 
Considering a positive-leg signal 𝑉𝑃(𝑇), its unit-delayed signal 𝑉𝑃(𝑇 − 1), the pre-
emphasis weight given by 𝑥 (0 < 𝑥 < 1) and assuming that the negative-leg signal 𝑉𝑛(𝑇) is 
similarly generated, the resulting pre-emphasized differential signal is given by the 
following equation: 
𝑇𝑋𝑂𝑈𝑇 = 𝑉𝑝(𝑇 ) − 𝑥𝑉𝑝(𝑇 − 1) − 𝑉𝑛(𝑇) + 𝑥𝑉𝑛(𝑇 − 1)                     (3.1) 
 Figure 3.4 shows the resulting ideal pre-emphasized signal on a simulation through 
MatLab, where the bit period immediately after the transition is emphasized and the 
remaining bits de-emphasized in a 𝑥 weight. 
 
 
Figure 3.4: 1st Post-tap emphasis. 
 
The 2nd post-tap de-emphasizes the first two bits after the transition and emphasizes 
the remaining bits. A different polarity on the 2nd post-tap does the opposite. 
For non-inverted polarization the equation is as follows: 
𝑇𝑋𝑂𝑈𝑇 = 𝑉𝑝(𝑇) + 𝑥𝑉𝑝(𝑇 − 2) − 𝑉𝑛(𝑇) − 𝑥𝑉𝑛(𝑇 − 2)                     (3.2) 
And for inverted polarization, 
𝑇𝑋𝑂𝑈𝑇 = 𝑉𝑝(𝑇) − 𝑥𝑉𝑝(𝑇 − 2) − 𝑉𝑛(𝑇) + 𝑥𝑉𝑛(𝑇 − 2)                     (3.3) 
Figure 3.5 shows the resulting pre-emphasized differential signals for both cases. 
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  (a)                                                                                   (b) 
Figure 3.5: 2nd Post-tap emphasis: a) Inverted; b) Non-inverted. 
 
The pre-tap de-emphasizes the bit before the transition and emphasizes the remaining 
bits. A different polarity on the pre-tap does the opposite.  
For non-inverted polarization the equation is the following: 
𝑇𝑋𝑂𝑈𝑇 = 𝑉𝑝(𝑇) + 𝑥𝑉𝑝(𝑇 + 1) − 𝑉𝑛(𝑇) − 𝑥𝑉𝑛(𝑇 + 1)                     (3.4) 
And for inverted polarization, 
𝑇𝑋𝑂𝑈𝑇 = 𝑉𝑝(𝑇) − 𝑥𝑉𝑝(𝑇 + 1) − 𝑉𝑛(𝑇) + 𝑥𝑉𝑛(𝑇 + 1)                     (3.5) 
The result of the simulated pre-emphasized differential signal is shown on the figure 
3.6. 
 
 
 (a)                                                                                   (b) 
Figure 3.6: Pre-tap emphasis: a) Inverted; b) Non-inverted. 
 
ISI can be thought of as the effect of past and future symbols on the current symbol. 
The previous bit effect is called as post-cursor ISI and the next bit effect is called as pre-
cursor ISI. In a system that features a decision feedback equalizer (DFE) in the receiver, the 
pre-tap on a pre-emphasis equalization is very important, because DFE relies on the previous 
decision bits to estimate the ISI contribution, so it can only address the post-cursor ISI. The 
pre-tap can reduce the pre-cursor ISI effect, since it de-emphasizes the bit before the 
transition and emphasizes the remaining bits, as shown on the figure 3.6. 
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Pre-emphasis is often quantified with the percentage obtained through the pre-
emphasis taps. It is determined from the amplitudes of the emphasized signal (𝑉1) and the 
de-emphasized signal (𝑉2), as follows: 
%𝑉𝑜𝑙𝑡𝑎𝑔𝑒 𝑐ℎ𝑎𝑛𝑔𝑒 =
𝑉1−𝑉2 
𝑉2
× 100    (3.6) 
𝑑𝐵 𝑖𝑛𝑐𝑟𝑒𝑎𝑠𝑒 = 20 log (
𝑉1
𝑉2
)         (3.7) 
The following figures and table show several simulations, in MatLab, of a random 
10kbits pattern, generated at 3.25Gbps with 200mV amplitude, at the output of a lossy 
channel (16.7dB losses at 3.25GHz) with and without several pre-emphasis magnitudes. 
 
 
 (a)                                                                                   (b) 
 
(c)                                                                                   (d) 
Figure 3.8: Pre-emphasis simulation for different emphasis magnitudes: a) No emphasis; b) 3.5dB emphasis; 
c) 7.4dB emphasis; d) 12dB emphasis. 
 
Measure No Pre-emphasis 3.5dB increase 7.4dB increase 12dB increase 
Eye width (ns) 0.0321 0.0793 0.1307 0.0943 
Eye height (Volt) 0.0259 0.0305 0.0675 0.0141 
Eye Levels (Volt) [-0.1270, 0.1216] [-0.1226, 0.1234] [-0.1205, 0.1203] [-0.1168, 0.1157] 
Q-Factor 2.23 3.31 4.08 2.97 
Table 3.1: Eye diagram measurements for different emphasis magnitudes. 
 
Comparing the obtained results for the several cases, it can be seen that in the no pre-
emphasis and 7.4dB emphasis cases, the eye width increased from 0.0321ns to 0.1307ns, a 
gain of 0.0986ns or approximately 307% increasing. Similarly, the eye height increased from 
25.9mV to 67.5mV, a gain of 41.6mV or 161% increasing. The eye levels are kept 
approximately equal over the several simulations. An important feature that must be 
analyzed is the fact that for emphasis amplitudes above approximately 8dB increasing, the 
No emphasis
Time (s)
A
m
p
lit
u
d
e
 (
V
o
lt
)
0 1 2 3 4 5 6
x 10
-10
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.4
3.5dB emphasis
Time (s)
A
m
p
lit
u
d
e
 (
V
o
lt
)
0 1 2 3 4 5 6
x 10
-10
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
7.4dB emphasis
Time (s)
A
m
p
lit
u
d
e
 (
V
o
lt
)
0 1 2 3 4 5 6
x 10
-10
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
12dB emphasis
Time (s)
A
m
p
lit
u
d
e
 (
V
o
lt
)
0 1 2 3 4 5 6
x 10
-10
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
Figure 3.7: Emphasized and de-emphasized 
amplitudes. 
III. Equalization 
35 
 
signal starts to degrade its quality, which may conclude that the amount of pre-emphasis 
must be careful determined and it depends on the amount of ISI introduced by the channel. 
A great amount of pre-emphasis, referred to as over-emphasis, may degrade the signal 
quality in such a way that it becomes unrecoverable, which justifies the decreasing of the Q-
factor for these cases. The optimal amount of emphasis could be determined by sweeping 
the emphasis amount on a specific range and the optimal emphasis amount will correspond 
to the higher Q-factor result. 
Pre-emphasis increases the signal edge rate, which increases the crosstalk on the 
neighboring channels. Meanwhile, because pre-emphasis emphasizes the transition bits and 
de-emphasizes the remaining bits, if there is any discontinuity along the channel, the 
reflection at the discontinuity is more complicated to deal than without pre-emphasis. All 
these factors imply that simulation is required to ensure that the impact is minimal. 
 
3.2.2 RX Linear Equalization 
 
Receiver linear equalization is another signal conditioning feature to overcome high-
frequency losses through a transmission channel. Linear equalization is usually implemented 
either as a continuous-time or discrete-time filter. The CTLE is an example of a continuous-
time equalizer. In contrast, the FFE is an example of a discrete-time equalizer. Both of these 
equalizers can be used at the transmitter or receiver sides. Figure 3.9 shows the principles of 
the FFE, where the equalizer estimates the ISI by delaying the received signal by 𝑇𝐷𝐿𝑌 and 
reducing its amplitude by a tap weight α to further subtraction from 𝑅𝑋𝐼𝑁 to obtain the 
equalized signal 𝑅𝑋𝐸𝑄. 
 
 
Figure 3.9: Feed-forward equalization. 
 
Figure 3.10 and table 3.2 provides some important modeling results and its 
measurements in order to compare the signal improvements after equalization for a feed-
forward equalization. It was transmitted a 10kbits random bit pattern with amplitude of 
400mV at 3.25Gbps for further comparison between the received and equalized signal. The 
FFE tap weight was 60% of the received signal amplitude and the delay element was 67% 
of the bit period. 
It can be seen by figure 3.10(a) that the signal transitions are faster after equalization, 
which means that the ISI was severally attenuated. The eye diagram results show clearly the 
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improvements on the eye opening, where its width and height are drastically increased and 
thus improving the Q-factor, as it can be seen in table 3.2. 
 
  
(a) 
 
                                          (b)                                                                                   (c) 
Figure 3.10: FFE simulation for 𝛼 = 0.6 and 𝑇𝐷𝐿𝑌 = 0.67𝑇𝑏𝑖𝑡: a) First 30 transmitted and received bits; b) 
Eye diagram of the received signal; c) Eye diagram after equalization. 
 
Measure Received Signal Equalized Signal 
Eye width (ns) 0.0369 0.1420 
Eye height (Volt) 0.0255 0.1480 
Eye Levels (Volt) [-0.2313 0.2344] [-0.1863 0.1859] 
Q-Factor 2.74 4.77 
Table 3.2: Eye diagram measurements for the FFE simulation. 
 
On the other hand, equalization with a CTLE consists on compensating the lossy 
channel frequency response with usually a peaking filter that boosts the contents inside a 
band of frequencies and attenuates both the high and low frequency contents outside. 
In [20] is also presented an example of the behaviour of a Stratix IV GX receiver, 
where a bit pattern is transmitted at 3.25Gbps through a channel with a loss of -16.5dB at 
3.25GHz. The equalization boosts the gain by 14.9dB at 3.25GHz, and thus bringing the end 
gain up to -1.6dB. The Stratix IV GX CTLE offers 16 equalization modes that boost the 
high-frequency content from 2.6dB (mode 0) to 17.8dB (mode 15) and supports adaptive 
equalization.  
A CTLE is usually implemented with a differential pair circuit [21] as seen on the 
figure 3.11(a). 
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 (a)                                                                               (b) 
Figure 3.11: CTLE characterization: a) Circuit schematic; b) Circuit transfer function. 
 
This circuit has a transfer function given by: 
𝐻(𝑠) =  
𝑔𝑚
𝐶𝑝
𝑠+
1
𝑅𝑆𝐶𝑆
(𝑠+
1+𝑔𝑚𝑅𝑆/2
𝑅𝑆𝐶𝑆
)(𝑠+
1
𝑅𝐷𝐶𝑃
)
                                       (3.8) 
The resistance 𝑅𝑆 and capacitor 𝐶𝑆 may be usually adjustable in order to vary the zero 
and first pole frequency according to the desired configuration of the CTLE. This circuit 
behaves as a common-source with source resistance at low frequencies, so its gain is given 
by: 
|𝐴𝑣| =
𝑔𝑚𝑅𝐷
1+𝑔𝑚𝑅𝑆/2
≈ 2
𝑅𝐷
𝑅𝑆
                                               (3.9) 
For frequencies between 𝜔𝑝1 and 𝜔𝑝2, 𝐶𝑆 becomes a short circuit, so the circuit 
behaves as a common-source without source resistance with the following maximum gain: 
|𝐴𝑣| = 2𝑔𝑚(𝑟0//𝑅𝐷) ≈ 2𝑔𝑚𝑅𝐷                                        (3.10) 
The frequencies 𝜔𝑧, 𝜔𝑝1 and 𝜔𝑝2 presented on the frequency response graphic at the 
figure 3.11(b) are, respectively, given by: 
𝜔𝑧 =
1
𝑅𝑆𝐶𝑆
, 𝜔𝑝1 =
1+𝑔𝑚𝑅𝑆/2
𝑅𝑆𝐶𝑆
, 𝜔𝑝2 =
1
𝑅𝐷𝐶𝑃
                               (3.11) 
The CTLE transfer function in equation (3.8), consists in a single zero, two poles and 
a gain constant, so it is now possible to work on the system modulation: 
𝐻(𝑠) =  𝐾
𝑠+𝑧
(𝑠+𝑝1)(𝑠+𝑝2)
                                              (3.12) 
Bearing in mind that   𝑠 = 𝑗𝜔, 
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𝐻(𝑗𝜔) =  𝐾
𝑗𝜔+𝑧
(𝑗𝜔+𝑝1)(𝑗𝜔+𝑝2)
= 𝐾
𝑧+𝑗𝜔
𝑝1𝑝2−𝜔2+𝑗𝜔(𝑝1+𝑝2)
                       (3.13) 
The magnitude of the equalizer frequency response is then taken by the module of 
𝐻(𝑗𝜔): 
|𝐻(𝑗𝜔)| = |𝐾|
√𝑧2+𝜔2
√(𝑝1𝑝2−𝜔2)2+[𝜔(𝑝1+𝑝2)]2
                                 (3.14) 
And the phase: 
∠𝐻(𝑗𝜔) = tan−1 (
𝜔
𝑧
) − [tan−1 (
𝜔
𝑝1
) + tan−1 (
𝜔
𝑝2
)]                       (3.15) 
The maximum allowable boosting gain of the CTLE is defined by the distance between 
the zero and the first pole. By analysing the zero and poles equations in (3.11), it can be seen 
that the zero and the first pole depend on the values of 𝑅𝑆 and 𝐶𝑆, so one of these parameters 
can be varied in order to achieve different gains at a specific frequency. Since the low-
frequency gain depends on 𝑅𝑆, 𝐶𝑆 is the appropriated parameter to vary the zero and first 
pole position to obtain several boosting gains. The second pole depends only on 𝑅𝐷 and 𝐶𝑃. 
𝑅𝐷 is a fixed parameter that is selected according to the desired frequency for the second 
pole and 𝐶𝑃 is a parasitic capacity that depends on the used technology for the MOSFET 𝑀1 
and 𝑀2. 
Considering that it is pretended to analyse the behaviour of the CTLE for a bit pattern 
transmitted at 3.25Gbps and a maximum allowable boosting gain of the CTLE of 20dB. The 
frequency of the second pole must be fixed in a frequency value that is close to the 
transmission bitrate, so it is possible to achieve the maximum allowable CTLE gain at the 
transmission bitrate. A proper value for the frequency of the second pole is, for example, 
4GHz. The transfer function of the CTLE rises at 20dB/dec, so the maximum distance from 
the zero and the first pole is one decade. By sweeping the frequency of the zero between 0 
and 4GHz, it can be analysed the CTLE behaviour.  
Figure 3.12 shows the modeling results of the gain curves for the CTLE when varying 
the frequency of the zero and the first pole, which in practice is the same than varying the 
value of the capacitor 𝐶𝑆 in the circuit schematic in figure 3.11(a). 
 
 
Figure 3.12: Operation modes of the CTLE. 
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The simulation results show that as the frequency of the zero approaches the frequency 
of the second pole (4GHz), the boosting gain tends to 0dB. This happens because the second 
pole forces the gain to decrease before it reaches 20dB, i.e., there is insufficient bandwidth 
between the zero and the second pole to allow the rising of the gain curve up to its maximum 
allowable boosting gain. As the frequency of the zero moves away from the frequency of the 
second pole, there is sufficient bandwidth to allow the increasing of the boosting gain and 
thus the CTLE may reach the maximum allowable gain. 
Figure 3.13 shows the variance of the boosting gain with the zero frequency for three 
different cases: zero and first pole frequencies separated by a factor of 5, 7 and 10. Table 3.3 
shows several zero values for the 1 decade case. 
 
 
Figure 3.13: Variance of the boosting gain with the zero and first 
pole multiplication factor. 
 
As it can be seen in table 3.3, as the zero approaches the frequency value of the second 
pole (4GHz), the boosting gain decreases, proving that the bandwidth between the zero and 
the second pole determines the maximum allowable boosting gain of the CTLE.  
So far it has been analysed the behaviour of the CTLE. It remains now to analyse the 
response of these several CTLE configurations when a bit pattern is transmitted through a 
lossy channel, in order to verify if there is any relation between the quality of the resulting 
equalized signal and the equalizer configuration. 
Figure 3.14 represents the frequency response of a transmission channel and a CTLE 
operating with a zero frequency of 380MHz. It can be seen that the CTLE frequency response 
acts by compensating the losses of the channel and thus resulting a frequency response with 
low losses at the transmission rate. 
 
 
                                   (a)                                                                                   (b) 
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freq  (Hz)
(4dB@500MHz) 
(14.08dB@3.25GHz) 
Zero 
(GHz) 
Boost 
(dB) 
3.25GHz 
Gain (dB) 
0.06 18.68 17.65 
0.14 17.22 16.96 
0.38 14.22 14.08 
0.75 10.94 10.02 
1.23 7.92 6.48 
2.85 2.17 1.35 
3.98 0.00 -0.01 
Table 3.3: Several gains for different 
configurations of the CTLE. 
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                                                                           (c) 
Figure 3.14: Channel losses compensation by the CTLE with boost of 14.22dB: a) Channel frequency 
response; b) CTLE frequency response; c) Frequency domain of the effect of the CTLE on the channel. 
 
To simulate the effect of the CTLE configurations, it was transmitted a random bit 
pattern, generated at 3.25Gbps with 200mV amplitude, through the low bandwidth channel 
(16.4dB losses at 3.25GHz) for further equalization at each equalization mode. Figure 3.15 
shows the results for several equalization configurations. 
 
 
                                          (a)                                                                                   (b) 
 
                                          (c)                                                                                   (d) 
Figure 3.15: CTLE simulation for different boosting magnitudes: a) No equalization; b) 7.92dB boost; c) 
10.94dB boost; d) 17.22dB boost. 
 
As it can be seen by the eye diagram results, the same effect that is shown in [20] 
occurs. A boost of 7.92dB achieves a low eye opening. The boost of 10.94dB provides better 
results, where the eye is wide open. The 17.22dB boosting configuration has the higher high-
frequency boost of these 3 configurations, however the eye is not as clean as the 10.94dB 
configuration due to over-equalization phenomenon. 
Table 3.4 shows the eye measurements taken for these four examples. Looking to the 
eye width measurements, it shows a decreasing with the excessive increase on the high-
frequency boost (17.22dB). Comparing the measurements of the eye height of the 10.94dB 
with the 17.22dB configuration, it can be seen that the eye height increases, however for 
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17.22dB the eye levels are drastically boosted. This over-equalization leads to an eye 
diagram with a high standard deviation around the mean value of each eye level, i.e., the eye 
quality is degraded with the excessive increase on the high-frequency boost, leading to a 
worst Q-factor. 
 
Measure No Post-
equalization 
7.92dB boost 10.94dB boost 17.22dB boost 
Eye width (ns) 0.0215 0.0783 0.1836 0.1653 
Eye height (Volt) 0.0187 0.0412 0.0709 0.1718 
Eye Levels (Volt) [-0.1204, 0.1144] [-0.1354, 0.1370] [-0.1577, 0.1592] [-0.4463, 0.4406] 
Q-Factor 2.31 3.13 3.65 1.92 
Table 3.4: Eye diagram measurements of the CTLE simulation. 
 
So far, it has been presented two types of linear receiver equalization. It was discussed 
the functioning of a discrete-time linear equalizer and a continuous-time linear equalizer. 
There is a disadvantage on linear equalizers that must be carefully taken into account. While 
boosting the high-frequency content of the signal, the CTLE also boosts up the high-
frequency component of the noise in the received signal. Similarly, the ISI estimated in the 
FFE contains the noise components. As a consequence, the linear-equalizers exacerbate the 
noise in the equalized signal. To prevent this noise amplification, the receivers rely on non-
linear equalizers. 
 
3.2.3 RX Non-Linear Equalization 
 
An example of a non-linear equalizer is the decision feedback equalizer. Similar to the 
FFE, a DFE makes use of previous decisions in attempting to estimate the current symbol 
distortion with a symbol-by-symbol detector and a FIR filter. Any tailing ISI caused by a 
previous symbol is reconstructed and then subtracted. Figure 3.16 shows the concept of a 
DFE. 
In figure 3.16, the received signal is represented by 𝑅𝑋𝐼𝑁, the equalized signal by 𝑅𝑋𝐸𝑄 
and the receiver decision bits by 𝐷𝑇𝑖. At the feedback loop there is a 2-tap discrete time FIR 
filter of the form: 
𝐻(𝑧) =  𝛼1𝑧
−1 + 𝛼2𝑧
−2                                            (3.16) 
The decision bits, 𝐷𝑇𝑖, pass through a chain of 1-UI delay element, 𝑇𝐷𝐿𝑌, to generate 
a set of previous decision bits, 𝐷𝑇𝑖−1 and 𝐷𝑇𝑖−2. Then, the previous decision bits are scaled 
by their corresponding tap weights, 𝛼1 and 𝛼2, to estimate the post-cursor ISI contribution 
due to these previous bits. Thus, the equalized signal, 𝑅𝑋𝐸𝑄, can be expressed as: 
𝑅𝑋𝐸𝑄(𝑛) =  𝑅𝑋𝐼𝑁(𝑛) − ∑ 𝛼𝑖𝐷𝑇(𝑛 − 𝑖)
2
𝑖=1                              (3.17) 
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Figure 3.16: Decision feedback equalization. 
 
In the equation (3.17), the summation represents the predicted ISI in the current 
symbol. Since 𝑅𝑋𝐸𝑄 is the subtraction of the received noisy signal with the predicted ISI, 
𝑅𝑋𝐸𝑄 is also a noisy signal. The primary advantage of the DFE architecture comes due to 
the fact that the source of the feedback path is the noiseless decision, 𝐷𝑇𝑖, and not the noisy 
𝑅𝑋𝐸𝑄 signal. Assuming that the decisions are correct, then the decision process eliminates 
noise on 𝑅𝑋𝐸𝑄 to create discrete levels, forming the signal 𝐷𝑇𝑖. This non-linear feedback 
system boosts the high-frequency content of the signal without boosting the noise power, as 
linear filters do. 
Although the DFE benefits on the noise enhancement problem, the decision-based 
feedback can result in error propagation. Wrong decisions lead to incorrect ISI estimation, 
which leads to the distortion of future symbols, resulting in further errors. Thus, the DFE is 
an equalizer architecture that is suitable for low BER transmissions, typically lower than 
10−12. 
 
3.3 Summary 
 
This chapter was focused on the study of different equalization architectures that are 
performed on the transmitter and receiver side. 
At the transmitter side, it was seen that a FIR filter is used to emphasize the signal to 
be transmitted. It was modeled a FIR filter and applied to a given data stream that was 
transmitted over a dispersive channel in order to analyse the impact of pre-emphasis on the 
integrity of the received signal. The analysis consisted on eye opening examination for 
different emphasis amounts. By analysing the several eye diagram results for each emphasis 
value, it was possible to determine the best emphasis amount that best equalizes the 
respective dispersive channel. 
It was seen that there are two types of equalization performed at the receiver side: the 
continuous and discrete-time equalization. The FFE is an example of discrete-time 
equalization and the CTLE is an example of a continuous-time equalization filter. It was 
modeled an example of feed-forward equalization and analysed its impact on a transmitted 
bit stream over a dispersive channel. It was analysed a CTLE presented in [20] and an 
example of a CTLE circuit was modeled. Several boosting configurations for the CTLE were 
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analysed in terms of its dependence with the frequency of the zero and poles of the CTLE 
circuit. For a given dispersive channel, it was tested different boost settings in order to 
analyse the impact of the CTLE on a transmitted data stream for the several boosting gains. 
The analysis consists in eye diagram examination at the receiver side, where the best CTLE 
boost setting corresponds to the one that provides a better eye opening. 
The DFE was another architecture under study. It is a non-linear equalizer that presents 
an operation similar to the FFE, where ISI is removed by estimating the symbol distortion 
for further subtraction. This ISI estimation is performed by means of a symbol-by-symbol 
detector and a FIR filter. It was verified that the symbol-by-symbol detector has the 
advantage of removing noise from the received signal, however wrong decisions may lead 
to incorrect ISI estimation and cause distortion on the future incoming symbols, resulting in 
further errors. 
By analyzing different types of equalizers, it’s possible to verify how far we can reach 
when increasing the signal integrity, so that the best Q-factors can be obtained and data 
recovering becomes more effective.
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Chapter IV 
 
4.Clock and Data Recovery 
 
Clock and Data recovery circuits play an important role mainly on data synchronization. Data synchronization 
is usually performed on the receiver side in order to remove jitter introduced by the channel. There are different CDR 
architectures for specific applications. This chapter introduces an overview of several CDR architectures that are mainly 
used on asynchronous data transmission for clock recovering through the data signal transitions or through blind 
sampling. All of these CDR topologies require a PLL for sampling the data at a specific frequency. The several blocks of a 
PLL are modeled in MatLab in order to observe its behavior, namely the phase error acquisition between the received 
signal and the generated clock, the dependency of the lock condition time with the PLL parameters and the effect of the 
lack of signal transitions on the PLL frequency output. 
 
4.1 CDR Basics 
 
With the growing of data bandwidth in communication systems, the CDR has become 
an essential block in many high-speed data transmission applications. Its important role 
consists on extracting the transmitted data sequence from the distorted received signal and 
recovering the associated clock timing information [2]. Figure 4.1 illustrates a simplified 
functional diagram of clock recovery and data retiming using a CDR circuit. The clock 
recovery circuit detects the transitions in the received data and generates a periodic clock. 
The data retiming block consists on a decision circuit that is typically composed by D-type 
Flip-Flops (DFFs) driven by the recovered clock to retime the received data, which samples 
noisy data and then regenerates it with less jitter. 
 
 
Figure 4.1: Functional diagram of clock and data recovery process. 
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The accuracy with which a CDR recovers and tracks the embedded clock directly 
impacts the reliability of the system. If the recovered clock is unable to track timing changes 
in the received signal, then the signal will be sampled at the wrong time, resulting in errors. 
Predicting the accuracy of clock recovery at design time is critical to guarantee the correct 
operation of the design. 
 
4.2 CDR Architectures 
 
CDR architectures can be classified into three major categories according to the phase 
relationship between the received input data and the local clock at the receiver [2]. These 
categories are listed below: 
 
 Feedback phase-tracking topologies, such as phased-locked loop and delay-
locked loop (DLL) based CDR; 
 Oversampling based CDR architecture; 
 Topology that uses phase alignment but without feedback phase-tracking, 
including gated oscillator and high-Q band pass filter architectures. 
 
4.2.1 Phase-Tracking based CDR 
 
The traditional approach to CDR design is identical to that of a PLL, with the 
difference that the phase-detector (PD) reference is the received signal and not a reference 
clock. Figure 4.2 is a block diagram of a conventional PLL based CDR architecture. This 
architecture is composed by a PD, a charge pump (CP), a loop filter, a voltage control 
oscillator (VCO) and a retiming circuit. First, the received signal is usually the signal derived 
from the equalizer that compensates the channel output signal for the channel ISI. The PD 
compares the phase of the data signal with the phase of a clock signal generated by the VCO. 
This comparison gives the phase error between these two signals. The timing error between 
these signals will correspond to the time that the CP will be active. The CP has the function 
to charge or discharge the loop capacitor, depending on whether the phase error is positive 
or negative, respectively. The output voltage of the loop filter, termed by 𝑉𝐶𝑡𝑟𝑙, is the control 
voltage used to set the frequency of the VCO. The recovered clock is typically derived from 
a VCO but can also be derived from a delay line that shifts the phase of a reference clock 
running at the same rate that the bit stream. At the phase locked condition, the zero crossing 
of the incoming data signal and recovered clock coincide, which means that the incoming 
data is aligned with the clock signal and the VCO frequency is kept constant. The recovered 
clock signal is sent to the PD and to the retiming circuit, where the incoming data is retimed 
by the clock signal to recover the data. 
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Figure 4.2: Phase-tracking feedback loop and retiming circuit operation mode. 
 
4.2.1.1 Phase Error Acquisition 
 
There are two types of phase detectors used in CDR circuits, one is the linear phase 
detector and the other is the binary phase detector. These two types of phase detectors have 
distinct characteristics. In a linear phase detector, the output signal varies linearly with the 
input phase difference between the data signal and the clock signal [22]. 
An example of a linear phase detector is the Hogge’s PD. Figure 4.3 shows the 
architecture of this phase detector as well as its simulation in MatLab.  
 
 
                         (a)                                                                                   (b) 
Figure 4.3: Linear phase detection: a) Hogge’s phase detector; b) Hogge’s phase detector simulation results. 
 
As the phase difference approaches to zero, the CDR goes into the phase locked 
condition, where this phase detector generates low activity on the charge pump and control 
voltage of the VCO. A major drawback of linear phase detectors is that they fail on 
representing with accuracy the phase error information. The Hogge’s PD is composed by 
two outputs, one that represents the phase error (Y) and the other one (X) that represents a 
constant pulse, whith width equal to half of the clock rate (
𝑇𝐶𝐾
2
). Flipflops present an issue 
of finite delay, ∆𝑇, in the CK-to-Q transition. This means that the point B, on the circuit 
figure, only changes ∆𝑇 seconds after the clock rises, yielding a pulse at the Y output that is 
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∆𝑇 seconds wider than the actual phase difference between the data and the clock. On the 
other hand, the X output is not affected by the CK-to-Q delay, since it is the XOR between 
two signals with ∆𝑇 delay on each one, thus X continues to produce pulses of width 
𝑇𝐶𝐾
2
 for 
each data transition. This means, with a zero input phase difference, the difference between 
Y and X will be ∆𝑇 seconds. Thus, under locked condition, the Data and the clock must 
sustain a skew of ∆𝑇 to equalize the widths of the X and Y pulses. 
The skew effect on the Hogge’s PD is a serious issue at high-speeds due to the fact 
that  ∆𝑇 can be a significant fraction of the clock period, degrading the clock phase margin 
and hence the jitter tolerance. There are linear phase detectors, such as the modified Hogge’s 
phase detector, that do not have the skew problem, however this issue solution implies the 
cost of a more complex system. Even though the skew effect on the Hogge’s PD is a serious 
issue at high-speeds, in [23] a PLL based CDR is designed for serial chip-to-chip 
communication by using a modified Hogge’s PD for phase error acquisition. Binary phase 
detectors are considered a good candidate at high-speed rates mainly due to its low 
architecture complexity. 
 
  
                                   (a)                                                                                      (b) 
 
                                   (c)                                                                                      (d) 
Figure 4.4: Binary phase detection: a) Alexander’s phase detector; b) Alexander’s phase detector operation 
mode; c) Clock early simulation results; d) Clock late simulation results. 
 
A binary phase detector generates a signal that has only two stages depending on 
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regardless of the absolute value of the phase difference between them. Due to the fact that 
the clock signal will always move around the zero crossing of the data signal, the charge 
pump will suffer a higher activity. Figure 4.4 illustrates an example of a binary phase 
detector and its simulation on MatLab.  
The Alexander’s PD, also denominated as bang-bang PD, utilizes three data samples 
taken by three consecutive clock edges to determine whether a data transition is present, and 
whether the clock leads or lags the data [22]. Figure 4.4(b) shows the Alexander’s PD 
principle, where the sample 𝑆1 represents the previous data bit, 𝑆2 is the current bit sample 
at the zero crossing point and 𝑆3 the current bit. If the clock leads (is early), the sample 𝑆1 is 
unequal to the last two. Conversely, if the clock lags (is late), 𝑆3 is unequal to 𝑆1 and 𝑆2. 
When no data transition is present, all the samples are equal and no action is taken. 
The simulation results show that 𝑆1⨁𝑆2 and 𝑆2⨁𝑆3 provide the early-late information: 
 
 If 𝑆1⨁𝑆2 = 𝑆3, the clock is early (Signal X); 
 If 𝑆2⨁𝑆3 = 𝑆1, the clock is late (Signal Y); 
 If 𝑆1⨁𝑆2 = 𝑆2⨁𝑆3, no data transition is present. 
 
In the absence of data transitions, Alexander’s PD generates a null dc output, which 
causes the oscillator control voltage to not disturb the same. When it is at the lock condition, 
𝑆2 coincides with the data zero crossing, which means that the rising edge of the clock signal 
is aligned on the center of the data eye diagram. 
 
4.2.1.2 PLL Behavioural Analysis 
 
It is common to represent the PLL loop as a linearized signal flow diagram in order 
to analyse its behaviour on the frequency domain. Figure 4.5 presents a linearized diagram 
of a PLL [24]. The system input is the phase of the received data, Φ𝐼𝑛(𝑠), and the output is 
the phase of the recovered clock, Φ𝑂𝑢𝑡(𝑠). The phase detector gain is represented by the 
gain constant 𝐾𝑃𝐷 (𝑉/𝑟𝑎𝑑), the loop filter is represented by a low-pass transfer function 
𝐻(𝑠) and 
𝐾𝑉𝐶𝑂
𝑠
 models the VCO. This negative feedback loop first detects the phase error, 
∆Φ(s), between the input and the output phases, then the low-pass filter generates a 
control voltage, 𝑉𝐶𝑡𝑟𝑙(𝑠), for the VCO and the VCO adjusts Φ𝑂𝑢𝑡(𝑠) by changing its 
oscillation frequency, thus attenuating the high-frequency jitter in Φ𝐼𝑛(𝑠). 
 
 
Figure 4.5: Linearized diagram of a phase-tracking feedback loop. 
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The transfer function of this phase-tracking loop, which is typically a low-pass transfer 
function, is commonly referred to as jitter transfer function, and it is given as follows: 
Φ𝑂𝑢𝑡(𝑠)
Φ𝐼𝑛(𝑠)
=
𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)/𝑠
1+𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)/𝑠
=
𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)
𝑠+𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)
                              (4.1) 
Since the recovered clock is adjusted in such a way that the sampler is set to take a 
sample at the UI center for the data recovery, a decision error occurs when Φ𝑂𝑢𝑡(𝑠) deviates 
from Φ𝐼𝑛(𝑠) by 0.5UI or more in either direction, which leads to the condition for the error-
free data recovery as follows: 
|Φ𝑂𝑢𝑡(𝑠) − Φ𝐼𝑛(𝑠)| < 0.5𝑈𝐼                                         (4.2) 
From (4.1) it follows that:  
Φ𝑂𝑢𝑡(𝑠) =
𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)
𝑠+𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)
Φ𝐼𝑛(𝑠)                                      (4.3) 
Replacing (4.3) into the condition for the error-free data recovery at (4.2), it is possible 
to evaluate the maximum amplitude of the sinusoidal data jitter that the CDR can tolerate (in 
UI): 
|Φ𝐼𝑛(𝑠)| < 0.5 |
𝑠+𝐾𝑃𝐷𝐾𝑉𝐶𝑂𝐻(𝑠)
𝑠
|                                        (4.4) 
This limit is commonly referred to as jitter tolerance, whose concept was explained in 
section 2.2.1. 
Figure 4.6 shows a detailed PLL circuit where it can be analyzed with more detail the 
concepts behind the charge pump and the loop filter through time domain and frequency 
domain analysis. 
At the point A, the phase detector produces pulses with width: 
∆𝑇 = 𝑇𝐼𝑛
∆Φ
2𝜋
                                                       (4.5) 
The charge pump, charges the capacitor 𝐶𝑝 by: 
∆𝑉 =
𝐼𝑝
𝐶𝑝
∆                                                         (4.6) 
The capacitor voltage function is expressed at different instants, i.e. in discrete-time at 
each 𝑇𝐼𝑛 interval. Thus, this function can be approximated as a linear ramp with slope: 
𝑠𝑙𝑜𝑝𝑒 =  
𝐼𝑝
2𝜋𝐶𝑝
∆Φ                                                   (4.7) 
And thus, the output voltage of the capacitor can be described in the time domain: 
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𝑉𝐶(𝑡) =
𝐼𝑝∆Φ
2𝜋𝐶𝑝
𝑡                                                      (4.8) 
In the frequency domain, applying the Laplace transform, 𝑉𝐶(𝑠) is given by: 
𝑉𝐶(𝑠) =
𝐼𝑝∆Φ
2𝜋𝐶𝑝
1
𝑠
                                                      (4.9) 
 
 
Figure 4.6: Charge-pump and loop filter circuit of a PLL. 
To find the VCO control voltage function, 𝑉𝐶𝑡𝑟𝑙, it must be taken into account the 
complex impedance, 𝑍(𝑠), of the resistor 𝑅𝑝 in series with the capacitor 𝐶𝑝, and thus 𝑉𝐶𝑡𝑟𝑙(𝑠) 
is expressed as follows: 
𝑉𝐶𝑡𝑟𝑙(𝑠) =  𝑍(𝑠). 𝐼(𝑠)                                              (4.10) 
Where, 
𝑍(𝑠) = 𝑅𝑝 +
1
𝑠𝐶𝑝
                                                   (4.11) 
𝐼(𝑠) is the current that flows through 𝑅𝑝 and 𝐶𝑝, which is determined by the 𝐶𝑝 voltage 
in the frequency domain (4.9) divided by its impedance: 
𝐼(𝑠) =
𝑉𝐶(𝑠)
1
𝑠𝐶𝑝
=
𝐼𝑝
2𝜋
∆Φ                                               (4.12) 
Thus, replacing (4.11) and (4.12) into (4.10), the VCO control voltage is given by: 
𝑉𝐶𝑡𝑟𝑙(𝑠) =
𝐼𝑝
2𝜋
∆Φ(𝑅𝑝 +
1
𝑠𝐶𝑝
)                                         (4.13) 
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The loop gain 𝐺(𝑠) including the VCO transfer function is then expressed as follows: 
𝐺(𝑠) =
Φ𝑂𝑢𝑡(𝑠)
∆Φ(s)
=
𝐼𝑝
2𝜋
(𝑅𝑝 +
1
𝑠𝐶𝑝
)
𝐾𝑉𝐶𝑂
𝑠
                                   (4.14) 
Which is represented in the time domain as: 
𝑔(𝑡) =
𝐼𝑝𝑅𝑝𝐾𝑉𝐶𝑂
2𝜋
𝑢(𝑡) +
𝐼𝑝𝐾𝑉𝐶𝑂
2𝜋𝐶𝑝
𝑡𝑢(𝑡) =
𝐼𝑝𝐾𝑉𝐶𝑂
2𝜋
(𝑅𝑝 +
1
𝐶𝑝
𝑡) 𝑢(𝑡)              (4.15) 
Figure 4.7 and table 4.1 shows the results for a time domain PLL simulation through 
MatLab. The MatLab algorithm consists on a linear phase detector for phase error 
acquisition and a low-pass filter for the VCO control voltage generation. The phase detector 
algorithm determines the phase error at each received bit when transitions are present, when 
there are no transitions the phase detector generates a null dc output and the VCO control 
voltage maintains unchanged. The skew problem on linear phase detectors is avoided by not 
including any delay at each phase error acquisition. In order to verify the dependency of a 
PLL with the low-pass filter, it was made a sweep on the resistor and capacitor of the loop 
filter. It was also analyzed the PLL response for several VCO sensitivity values. For the low-
pass filter analysis, it was made two distinct simulations: 
 
 𝐶𝑝 fixed at 1nF, 𝐾𝑉𝐶𝑂 of 120MHz/V and 𝑅𝑝 swept between 2kΩ and 50kΩ. 
 𝑅𝑝 fixed at 20kΩ, 𝐾𝑉𝐶𝑂 of 120MHz/V and 𝐶𝑝 swept between 100pF and 10µF; 
 
For the analysis of the PLL response for several sensitivities of the VCO, 𝐾𝑉𝐶𝑂, it was 
made a sweep between 60MH/V and 120MHz/V, with 𝑅𝑝 and 𝐶𝑝 fixed at 20kΩ and 1nF, 
respectively. 
 
 
                                   (a)                                                                                   (b) 
 
                                   (c)                                                                                   (d) 
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                                   (e)                                                                                   (f) 
Figure 4.7: Output control voltage and frequency of a time domain PLL simulation: a,b) 𝐶𝑝 = 1nF and 
𝐾𝑉𝐶𝑂 = 120MHz/V; c,d) 𝑅𝑝 = 20kΩ and 𝐾𝑉𝐶𝑂 = 120MHz/V; e,f) 𝐶𝑝 = 1nF and 𝑅𝑝 = 20kΩ. 
 
                Measure 
Parameter 
Parameter 
value 
𝒕𝑳𝒐𝒄𝒌  
(𝝁𝒔) 
𝑽𝑪𝒕𝒓𝒍𝒎𝒂𝒙   
(𝑽) 
∆𝒇𝑳𝒐𝒄𝒌 = 𝒇𝒎𝒂𝒙 − 𝒇𝒎𝒊𝒏  
(𝑴𝑯𝒛) 
𝑹𝒑 
(𝐤Ω) 
2 2.006 1.682 2.9 
6 0.890 1.686 4.1 
10 0.590 1.685 6.4 
20 0.288 1.701 6.3 
30 0.203 1.708 10.3 
50 0.096 1.720 12.6 
𝑪𝒑 
(𝐧𝐅) 
0.1 0.288 1.740 14.4 
1 0.297 1.698 7.3 
10 0.299 1.692 6.5 
100 0.310 1.692 5.5 
1000 0.305 1.691 5.4 
10000 0.316 1.691 5.4 
𝑲𝑽𝑪𝑶 
(𝑴𝑯𝒛/𝑽) 
60 1.211 3.355 2.8 
66.67 0.911 3.012 2.6 
75 0.782 2.681 3.1 
85.71 0.513 2.349 3.6 
100 0.400 2.020 5.6 
120 0.302 1.684 6.8 
Table 4.1: Measurements of the time domain PLL simulation. 
 
It can be seen by the obtained results that a greater 𝑅𝑝 decreases the PLL locking time, 
which means that the PLL is faster locking the signal frequency, however it implies a slight 
increase on the VCO control voltage and a greater frequency offset in the lock condition. 
The capacitor 𝐶𝑝 value does not influences significantly the time of the PLL lock 
condition as well as the VCO control voltage, however it has a significant impact on the 
frequency offset in the lock condition, decreasing the offset as the 𝐶𝑝 value increases. The 
variance on the frequency offset is directly related with the loop filter bandwidth. A PLL can 
be used to generate a low jitter output clock. This low jitter output clock is achieved by 
reducing the loop filter bandwidth. The lower loop filter bandwidth, the higher amount of 
jitter is attenuated on the reference clock, transferring less jitter from the input to the output. 
Thus, the increasing of 𝐶𝑝 decreases the loop filter bandwidth, causing a more accurate 
clock frequency at the output with less error than a higher bandwidth loop filter. 
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The sensitivity of the VCO is a parameter that influences the acquisition of the lock 
condition. The higher 𝐾𝑉𝐶𝑂, the faster the PLL achieves the data bitrate, however higher 
frequency offset is generated in the lock condition. For the 𝐾𝑉𝐶𝑂 parameter simulation, the 
VCO frequency range was not changed to vary the 𝐾𝑉𝐶𝑂 value, it was varied the voltage 
range at which the VCO operates, between 5 and 10 Volt, according to the following 
expression: 
𝐾𝑉𝐶𝑂 =
∆𝑓
∆𝑣
 (𝐻𝑧/𝑉)                                                (4.16) 
As it can be seen by the obtained results, the fact of increasing the voltage range 
parameter leads to an increasing on the VCO control voltage, which means that the PLL has 
a higher energy consumption with the decreasing of the VCO sensitivity. 
 
4.2.1.3 Phase Noise 
 
Voltage controlled oscillators present a common issue that sometimes is significant on 
data recovery, namely the phase noise issue. Phase noise is the frequency domain 
representation of the uncertainty in the 
phase of a waveform, caused by time 
domain instabilities (jitter). Figure 4.8 
illustrates a typical output frequency 
spectrum of a non-ideal oscillator (i.e., an 
oscillator that produces jitter in the time 
domain, corresponding to phase noise in the 
frequency domain). Phase noise is typically 
expressed in units of dBc/Hz, and it 
represents the noise power relative to the carrier contained in a 1Hz bandwidth centered at a 
certain frequency offset, 𝑓𝑚, from the carrier 𝑓0. 
An ideal VCO signal is described, in volt versus time, by 𝑣(𝑡) =  𝑣0sin (2𝜋𝑓0𝑡), where 
𝑣0 and 𝑓0 are, respectively, the nominal amplitude and frequency. In the frequency domain, 
this ideal sine wave signal is shown as a single frequency in the signal spectrum. A “real-
world” signal is described as 𝑣(𝑡) = [𝑣0 + ∆𝑣(𝑡)] sin(2𝜋𝑓0𝑡 + 𝜑(𝑡)), where ∆𝑣(𝑡) and 
𝜑(𝑡) are, respectively, the random amplitude and phase fluctuations. Figure 4.9 shows an 
example, simulated on MatLab, of the power spectral density (PSD) of a signal with 1GHz 
nominal frequency, corrupted by several phase fluctuations and its corresponding phase 
noise graphic. 
The randomly fluctuating phase term, 𝜑(𝑡), can be observed in the figure of the power 
spectral density of the signal 𝑣(𝑡). It can be seen some signals appearing as distinct 
components at different frequencies in the spectral density plot. These signals are commonly 
called spurs. The phase noise plot shows with more detail the frequencies at which these 
spurs occur, where it can be seen a spur at 1MHz with a significant magnitude comparing to 
Figure 4.8: Power spectrum of a non-ideal oscillator. 
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the carrier magnitude. Phase noise plot becomes relevant to analyse information about the 
frequencies at which the jitter oscillates on a given signal, as well as its magnitude. The goal 
in signal generator design is to have these magnitudes of the several types of noise as small 
as possible, from at least 40dB less than the carrier over the range of 1kHz to 100kHz to as 
much as 170dB less than the carrier for broadband phase noise, such as thermal noise, also 
referred to as white noise [25]. These ranges are verified on the above example, where the 
phase noise decreases from 40dB to 110dB less than the carrier between 5kHz and 10MHz 
and for frequencies above 10MHz it tends to decrease to 140dB less than the carrier. 
 
 
                                   (a)                                                                                   (b) 
Figure 4.9: Phase noise example: a) Power spectral density; b) Phase noise. 
 
4.2.2 Oversampling Based CDR 
 
 In contrast to phase-tracking 
based CDR design, with its continuous 
adjustment of the recovered clock 
phase to track the received data phase, 
in oversampling based CDR there is no 
correlation between the phase of the 
sampling clock and the phase of the 
received data, thus this type of 
sampling is usually referred to as blind 
sampling. As it can be seen in figure 
4.10, a multi-phase clock, derived from 
a reference clock, is used to take 
multiple samples of the received signal 
during each nominal symbol period. A minimum of 3 samples per received data bit are 
required for properly recovering the received data [26]. A data register, which consists in a 
first-in first-out (FIFO) buffer, temporarily stores the sampled data from the multi-phase 
sampler in order to subsequent selection of the most suitable sample. This selection is made 
by determining the data bit edge samples in the bit boundary detector, which is usually 
implemented by a phase detector. The proper sample corresponds to the one that is closest 
to the UI center. 
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Figure 4.10: Architecture of a 3x oversampling CDR. 
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 Figure 4.11 demonstrates the 
phase detection algorithm through a 3x 
oversampling example. A three-phase 
blind sampling clock, with phases 0, 1/3 
and 2/3 UI triggers the parallel samplers 
at the rising edge of each phase to take 
3 samples per UI. The bit boundary 
detector is usually implemented by the 
XOR function on each pair of adjacent samples to find the two clock phases closest to the 
data symbol boundaries. It can be seen on the above example that the symbol boundaries 
occur between the phases of 1/3 and 2/3 UI of the sampling clock. This type of sampling 
allows only to detect the range of the data zero-crossing phase, which corresponds, in this 
case, to the range between 𝜑 = 1/3 and 𝜑 = 2/3. The data selector detects the most distant 
phase from the zero-crossing range as the proper data phase, since this phase is the closest 
to the UI center. In this example, the proper phase is 𝜑 = 0, where the samples taken at the 
0 UI phase of the clock become the recovered data.  
In some cases, the oversampling CDR is designed to generate a fixed sampling position 
over a specified data stream length (for example, 10 bits), i.e., for each N bits, the CDR 
determines only one fixed sampling position. In an oversampling CDR, the acquisition time 
can be expressed as the time taken by the CDR to update the sampling phase of the sampling 
clock without making any errors. This means that it depends on how often the CDR circuit 
is designed to update the phase. Thus, when the CDR is designed to update the sampling 
phase only one time per N bits, the data recovery becomes faster. In general, for many type 
of CDR, acquisition time is one of the most important factors, where a shorter acquisition 
time is preferred with less or equal number of errors than CDR designed for sampling at each 
received data bit, thus increasing the efficiency. 
The use of blind-oversampling clock and data recovery has several advantages. The 
implementation of the design is entirely digital, simplifying the design process. Comparing 
to the phase-tracking based CDR, this architecture can respond much faster to changes in 
clock phase. Since there is no feedback in this type of CDR, it is also called a feed-forward 
CDR. This fact makes this type of CDR to not be limited by stability factors and perform 
phase detection on a set of samples. 
Some disadvantages are present on blind oversampling, such as the increasing of the 
hardware requirements for taking multiple samples per symbol period, which further 
complicates the design of the clock source, as well as the fact that the lack of data transitions 
may lead to errors on the recovered data, since the CDR takes decisions according to the 
positioning of the data edges, however this issue can be attenuated by increasing the number 
of bits to which the CDR generates a sampling position. 
 
Figure 4.11: Phase detection algorithm of a 3x 
oversampling CDR. 
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4.2.3 Gated-Oscillator Based CDR 
 
  Another CDR architecture that 
is very attractive, mainly due to its fast 
phase alignment and simple topology 
that leads to low power consumption 
and silicon area, is the gated-oscillator 
based CDR. This type of CDR is 
commonly used in data transmissions 
where it is not imposed any restriction 
on the amount of jitter transfer but 
require a burst-mode operation (i.e. 
several devices are able to take control 
of the transmission channel to send data, not permitting other devices to interrupt), such as 
passive optical network (PON) and high-density serial link applications where hundreds of 
links are placed on the same chip, to extract the synchronous clock and recover the received 
data immediately for each asynchronous data packet [2]. 
 Figure 4.12 shows a gated-
oscillator based CDR architecture and 
figure 4.13 shows its timing diagram at 
different points. This gated-oscillator 
CDR was reported in [27] and it 
consists in a gated oscillator, an edge 
detector and a PLL with a replica gated 
oscillator for frequency tuning of the 
gated oscillator used to synchronize the 
data. At each data edge, the edge detector circuit, which is based on a delay element and an 
XOR gate, generates a synchronization signal (EDET) for the gated oscillator. At an 
incoming data edge, 𝐷𝑖𝑛, EDET goes low for a duration defined by the delay element and 
freezes the output clock (𝐶𝐾𝑜𝑢𝑡) to low, as it can be seen on figure 4.13 represented by 
arrows. At the rising edge of EDET, the gated oscillator is released and goes back to free 
oscillation at the frequency determined by the PLL and in phase with the received data. Since 
the delayed data, 𝐷𝐷𝑖𝑛, is used for sampling instead of 𝐷𝑖𝑛, the delay introduced by the delay 
element do not influence the precision of the sampling. The Dummy Gates element is used 
to compensate parasitic delays coming from the XOR and the NAND gate. 
Despite having the major advantage of low power consumption and fast clock 
recovery, the gated-oscillator topology has the major drawback of not having jitter rejection 
due to the lack of a loop bandwidth filtering [26]. Another important drawback consists on 
the fact that the several components of the gated oscillator element are dependent on the PLL 
loop filter output to generate the output clock, resulting sometimes in errors due to 
temperature and supply voltage variations on the PLL loop filter output. 
 
Figure 4.12: Architecture of a gated-oscillator CDR. 
Figure 4.13: Clock alignment algorithm of a gated-
oscillator CDR. 
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4.2.4 Performance Comparison and Trade-offs 
 
CDR applications are categorized as being either burst-mode or continuous-mode. 
Table 4.2 shows a brief comparison between the previously mentioned CDR architectures, 
distinguishing the same according with these two types of transmissions. 
 
Architecture Advantages Disadvantages Suggested Applications 
PLL 
 Input jitter 
rejection; 
 Input frequency 
tracking. 
 Jitter peaking; 
 Large loop filter area 
(analog); 
 VCO frequency 
pulling; 
 Long acquisition time. 
 Continuous-mode; 
 Source-
asynchronous/synchrono
us; 
 SONET/SDH/Gigabit 
Ethernet; 
 High-speed serial link. 
DLL 
 Stable first order 
system; 
 No jitter peaking. 
 Source-synchronous 
only; 
 Large loop filter area 
(analog); 
 Limited phase 
capturing range. 
 Continuous-mode; 
 Source-synchronous; 
 High-speed serial link. 
Oversampling 
 No feedback 
tracking; 
 Fast acquisition; 
 No stability 
concerns. 
 Digital circuit 
complexity; 
 Large FIFO; 
 Require multi-phase 
clocks. 
 Burst/Continuous-mode; 
 Source-
asynchronous/synchrono
us; 
 Serial AT Attachment 
(SATA); 
 Fibre channel/PON. 
Gated-Oscillator 
 No feedback phase 
tracking; 
 Fast acquisition; 
 Small area. 
 Data/Clock phase 
aligning; 
 No input jitter 
rejection. 
 Burst-mode; 
 Source-
asynchronous/synchrono
us; 
 Fibre channel/PON. 
Table 4.2: Comparison of different CDR architectures. 
 
A burst-mode system is often used in a point-to-multipoint application, where different 
transmitters send bursts of packet data with a silence time slot between bursts. The data 
transmission link is re-activated whenever a packet of data is requested to be transmitted and 
remains inactive at other times in order to leave the data transmission link available for other 
users. Burst-mode data transmission often requires very fast acquisition time in order to meet 
the low network latency requirement, which is usually within a few bytes of a preamble 
period. Examples of burst-mode applications are the Fibre-To-The-Home (FTTH) Network, 
Gigabit Passive Optical Network (GPON), Ethernet Passive Optical Network (EPON), 
amongst others. The commonly used CDR architectures for burst-mode receivers are 
topologies without feedback phase tracking, such as the gated oscillator and oversampling 
techniques in order to meet the low network latency requirement. 
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A continuous-mode system is often used in point-to-point applications, in which a 
steady and uninterrupted stream of bits is transmitted. A fast acquisition time is often not 
required in such systems, however, some applications have a stringent jitter transfer 
specification in order to avoid jitter accumulation from repeaters, which requires the CDR 
to have very low or no jitter generation. Furthermore, these applications must also tolerate a 
long sequence of consecutive identical bits, which leads to fewer transitions in the 
transmitted data pattern and provides less frequency content for retrieving the clock. 
Examples of continuous-mode applications are the Synchronous Optical Network (SONET), 
Gigabit Ethernet, amongst others. The commonly used CDR architectures for continuous-
mode receivers are PLL and DLL based topologies. 
 
4.3 Summary 
 
In this chapter different CDR architectures were analysed, discussed its applications 
and design challenges along with their advantages and limitations. 
For the PLL and DLL based CDR designs, it was verified that they are suitable for 
continuous-mode communications. The modeling of a PLL in MatLab, shown the 
dependence of the locking time with the loop filter and VCO parameters, where the 
increasing of 𝑅𝑝 leads to the increasing of the frequency offset at the locking time condition 
but drastically decreases the locking time, a higher 𝐶𝑝 value drastically decreases the 
frequency offset at the locking condition and causes a small increase on the locking time and 
the higher is the VCO sensitive value, the faster will be to get the lock condition, with the 
cost of a higher frequency offset. It was modelled an example of a VCO phase noise, which 
is a problem that is inherent on PLL based CDR decreasing its performance, and verified 
how to interpret it. PLL based CDR designs have very good input jitter rejection, however 
the VCO, when exposed to external conditions that may affect its functionality, can increase 
the jitter peaking at a certain jitter frequency. On the other hand, a DLL based CDR topology 
has no jitter peaking, since it is based on a delay line for clock phase alignment instead of a 
VCO, however it is restricted to source-synchronous systems. 
It was analysed the oversampling CDR architecture, where it was seen that it provides 
a fast data recovery due to its complete digital design. Sampling the data with a minimum of 
3 samples per data bit and selecting the proper one, this CDR topology achieves better jitter 
tolerance than the PLL based CDR. It was seen that the sampling process requires a large 
FIFO for saving the sampled data as well as the multi-phase clock implies a more complex 
system, which is the main problem on this CDR topology. 
By analysing the gated oscillator based CDR design, it was seen that it is as fast as the 
oversampling topology, providing rapid clock and data recovery but have no input jitter 
rejection. For being mostly used on data transmissions where it is not imposed any restriction 
on the amount of jitter transfer but require a burst-mode operation in order to acquire fast 
data recovery, the lack of jitter rejection becomes negligible on this CDR topology. Similarly 
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to the PLL, it was seen that this topology can present errors on data recovering due to external 
conditions that may affect the PLL used for frequency tuning. 
By analyzing different types of CDR architectures, it is possible to understand the 
strengths, weaknesses and tradeoffs for each type of CDR design, so that appropriate 
candidate architectures for a given application of interest can be determined. 
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Chapter V 
 
5.System Specification and Results 
 
This chapter gathers all the studied information on the previous chapters to form a unique system, from the 
transmitter to the receiver, which can be modeled and analyzed.  The chapter describes the setup used for each block of 
the system and presents the modeling results for the same blocks. To conclude, the jitter tolerance curve of a 2x and a 3x 
oversampling CDR, for the same CDR input signal, is obtained and compared. 
 
5.1 System-on-Chip Interconnect 
 
Today’s semiconductor industry has evolved in such a way that anyone who owns a 
Samsung Galaxy S series, an iPhone or any other comparable smartphone can see the 
benefits of integrating into one chip all the computing functions that were traditionally 
separated. The inside of these mobile devices are not like personal computers or even laptops 
with a traditional CPU and a few of other support chips. The brain, heart and soul of today’s 
mobile phones is a single chip called SoC or System-on-Chip. For next-generation devices, 
developers are driving even greater computing power, higher resolution graphics and 
improved media processing into the integrated SoCs, leading to ever-higher levels of 
integration and further SoC advancements in the years to come. This will enable more 
functions to be added, making systems more sophisticated, smaller, more power efficiency 
and more cost effective. 
Adding different functionalities in a device, led to the urge of the establishment of a 
conceptual model based in communication protocols that could connect a high variety of 
peripherals (cameras, displays, amongst others) with a processor on the same device. This 
model was called Open System Interconnection model, or OSI, where there are associated 
several layers, from the first one, called physical layer or PHY to the software application 
layer. The PHY layer is responsible for the hardware transmission process (for example 
between a peripheral and the processor). The collected data passes through upper layers until 
reach the top one, where the user can interact directly with the software application. 
The physical layer defines the relationship between the device and the physical 
transmission medium, i.e., defines the set of electrical and physical specifications of the data 
connection, including transmission, equalization and the data recovery processes. Each of 
these processes was analysed and explained in detail in the previous sections, including the 
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modeling of specific examples in each section. Thus, it remains now a full analysis and 
simulation of a chip-to-chip communication environment, which will be later reported. 
 
5.2 PHY Architecture 
 
As it was said before, the PHY is related to the data transmission and reception through 
a transmitter medium. Figure 5.1 shows a simplified illustration of a data transmission 
between two integrated circuits (IC), where the driver IC includes the TX PHY and the 
receiver IC includes the RX PHY. A PHY can be composed by multiple data links, where 
each link contains a TX and a RX with specific configuration settings that can be pre-
configurable to set the number of active links and its transmission bitrate. 
 
 
Figure 5.1: Communication between PHYs. 
 
The PHY is usually set to operate on low speed mode, ranging from 1 Mbps to 0.5 
Gbps, or high-speed mode, for bitrates above 0.5 Gbps up to about 10 Gbps. The transmitted 
waveform consists in a differential signal with configurable differential voltages and bit 
period, which is set taking into account the channel characteristics. 
 
5.2.1 TX PHY Description 
 
The transmitter PHY is usually composed by a serializer, a PLL, an emphasis filter a 
driver and a termination load. Figure 5.2 shows a simplified block diagram of the TX PHY. 
 
 
Figure 5.2: Characterization of the TX PHY. 
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Each of the presented blocks have the following functions: 
 Serializer: Parallel to series data conversion to simplify the data transmission 
by reducing the number of data paths and thus reducing the number of required 
connecting pins; 
 PLL: Synchronizes the transmitted data; 
 Equalizer: Pre-distorts the data by emphasizing the high-frequency content of 
the transmitted data; 
 Driver: Outputs the transmitted data; 
 Term: Line termination for channel adaptation to prevent losses due to 
reflection phenomenon. 
 
5.2.2 RX PHY Description 
 
The receiver is usually composed by a CTLE, a decision circuit, a CDR and a 
Deserializer. Figure 5.3 shows a simplified block diagram of the RX PHY. 
 
 
Figure 5.3: Characterization of the RX PHY. 
 
Each of the presented blocks have the following functions: 
 Term: Line termination adapted to the channel for losses prevention; 
 CTLE: Performs RX linear equalization, compensating the lossy channel 
frequency response with a peaking gain that boosts the contents inside a band 
of frequencies, allowing proper data detection; 
  CDR: Recovers the clock and data from the received signal; 
 Deserializer: Series to parallel data conversion. 
In cases where the ISI problem is too severe and causes a substantial impact on the 
transmitted signal, the CTLE block is usually followed by a DFE that performs RX digital 
equalization, removing the ISI effect. This implies the recovered clock given by the CDR 
circuit to be connected to the decision device of the DFE for sampling the data at the correct 
instants, which means that the DFE provides the data recovering that is then used for clock 
recovering by the CDR. 
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5.3 Transmission Description 
 
The transmission channel consists in a microstrip trace with 100mm length and 1.4mm 
width on a cooper FR4 substrate, having 𝜀𝑟 = 4.7, 𝜇𝑟 = 1, ℎ = 0.8𝑚𝑚, 𝑡 = 0.14𝑚𝑚 and 
𝜎 = 5.76𝑀𝑆/𝑚. The losses and distortion suffered by the signal are mainly due to the losses 
in the PCB trace that connects the two chips, as it is illustrated on the figure 5.4. 
 
 
Figure 5.4: Schematic of the transmission system, representing the signal losses during the transmission 
process. 
 
For the channel modeling, it was described in terms of S-parameters by following the 
two-port network analysis made in section 2.5 for a 600MHz channel bandwidth. 
The frequency behavior of the channel can be observed in figure 5.5. 
 
  
Figure 5.5: Frequency response of the modelled transmission line 
 
The channel losses at 600MHz are quite good, presenting a loss of approximately 
6.1dB. 
The effective delay can be computed using the phase velocity, 𝑣𝑝, and the length of 
the line. The phase velocity is determined as follows: 
𝑣𝑝 =
𝑐
√𝜀𝑟𝑒𝑓𝑓
                                                       (5.1) 
Where 𝜀𝑟𝑒𝑓𝑓 is determined according to equations (2.59), (2.60) and (2.61) in section 
2.5.4. Thus, the channel delay is given by: 
Channel Delay =
𝑙
𝑣𝑝
=
𝑙
𝑐√𝜀𝑟𝑒𝑓𝑓                                       (5.2) 
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For the above example, the characteristic impedance, the effective dielectric constant 
and the effective delay are, approximately, 51.2Ω, 4.1 and 0.675ns respectively. 
 
5.3.1 Transmission Modeling 
 
The integrity of the link and the quality of the received signal can be analyzed by 
transmitting a bit pattern and analyzing the correspondent eye diagram for different bitrates. 
For the eye diagram analysis it was used the powerful capabilities of the MatLab 
Communications System Toolbox. This toolbox allows communications modeling, display 
and visual analysis. It was only used the eye diagram display and analysis feature for eye 
diagram visualization and more accurate eye diagram measurements respectively. 
The simulation parameters are the following: 
 100kbits transmitted sequence; 
 200mV differential amplitude; 
 Periodic jitter amplitude and frequency of 10% and 10MHz, respectively. 
Figure 5.6 shows the eye diagram results at the receiver for several data bitrates using 
the eye diagram display tool of the MatLab Communications System Toolbox. 
 
 
                                          (a)                                                                                    (b) 
 
                                          (c)                                                                                    (d) 
Figure 5.6: Channel output for several data bitrates: a) 1Gbps; b) 3Gbps; c) 5Gbps; d) 10Gbps. 
 
By using the eye diagram analysis tool of the MatLab Communications System 
Toolbox, it is possible to extract important information from the several eye diagrams. Table 
5.1 presents this information. 
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                    Bitrate 
Measure 
1Gbps 3Gbps 5Gbps 10Gbps 
Crossing Time 
(ps) 
[501.18, 
1502.10] 
[164.99, 
498.13] 
[99.52, 
299.52] 
[49.52, 
149.66] 
Crossing Amplitude 
(mV) 
[-0.91, -0.23] [0.14, 0.29] [1.40, 2.10] [-0.89, -1.2] 
Eye Level  
(mV) 
[-100.50, 
100.60] 
[-98.50, 98.50] [-93.60, 93.40] [-81.80, 80.90] 
Eye Height (mV) 108.20 100.90 78.60 31.07 
Eye Width (ps) 766.35 223.32 114.02 31.60 
JitterPP (ps) 230.67 116.67 114.00 90.00 
JitterRMS (ps) 70.72 24.57 15.94 10.84 
Q-Factor 6.48 6.04 5.22 3.31 
Table 5.1: Eye diagram measurements of the channel output signal. 
 
The simulation results show the consequences of bitrates greater than the limited 
channel bandwidth, where the amount of ISI becomes more severe. 
With the increasing of the bitrate, the eye levels become lower, since the signal 
spectrum is moved away of the passing band of the channel frequency response, where the 
magnitude decreases with the increasing of the frequency. 
Table 5.1 shows a decreasing on peak-to-peak jitter and RMS jitter. This is because 
the bitrates are increased, which leads to shorter symbol periods. Since periodic jitter is 
directly related with the bitrate, the jitter measure decreases with shorter symbol periods. 
The eye height and width decrease significantly with the increasing of the bitrate. This 
is caused by the effects of ISI. Certainly the eye width should decrease with higher bitrates 
due to smaller symbol periods, however, graphically it can be seen that the eye opening 
becomes narrower with higher bitrates, leading to worst Q-factors. 
 
5.4 Proposed Communication Structure 
 
In order to transmit the data at higher bitrates, such as 10Gbps, equalization will be 
crucial at the transmitter and receiver side, since it was seen before that for bitrates higher 
than 5Gbps the data suffer from a severe ISI effect. Thus, to obtain best performances on 
data transmission, the proposed structure is presented on the figure 5.7. 
 
 
Figure 5.7: Proposed structure for data recovering. 
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The characterization of the several main blocks is the following: 
 Pre-Equalization: 2 tap FIR filter for pre-distortion of the transmitted signal; 
 CTLE: A continuous time linear equalizer with several configurable settings 
for boosting the high-frequency content of the received signal; 
 CDR: Provides the data recovery and synchronization. 
 
5.4.1 Equalization Modeling 
 
After modeling the channel, it was verified a loss of approximately 16dB at 10Gbps. 
Since the transmission is defined to be at 10Gbps bitrate, it is needed to find the amount of 
pre-emphasis and CTLE boosting gain that achieves the best results. In section 3.2.1 and 
3.2.2 it was analysed the FIR filter and the CTLE behaviours when transmitting data through 
a lossy channel. It was seen the effects of different tap values on the FIR filter as well as the 
different high-frequency boosts on the CTLE. In order to avoid over-equalization 
phenomenon, a trade-off between the amount of pre-emphasis and the CTLE boosting gain 
must be done. Thus, following the same principle that was used in section 3.2.2, the CTLE 
zero and 1st pole were swept in order to find different gains at 10Gbps for the CTLE 
configuration. Figure 5.8 and table 5.2 shows the obtained results, where the second pole 
was fixed at 11Gbps. 
 
 
 
To obtain the emphasis amount that achieves better results, it was made four 
simulations, one for no pre/post-equalization, the second one for 1.74dB emphasis, a third 
one for 3.52dB and the last one for 5.38dB emphasis. The CTLE boost was kept on a fixed 
value (3.06dB) for the three last simulations. The results are presented on the figure 5.9 and 
table 5.3 shows some measurements taken for comparing the eye qualities according to its 
emphasis amount. 
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Figure 5.8: Obtained CTLE boosting values for 10Gbps bitrate. Table 5.2: CTLE boosting gains. 
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                                   (a)                                                                                   (b) 
           
                                   (c)                                                                                   (d) 
Figure 5.9: Emphasis magnitude simulation: a) No emphasis; b) 1.74dB emphasis; c) 3.52dB emphasis; d) 
5.38dB emphasis. 
 
              Emphasis 
Measure 
No Equalization 1.74dB 3.52dB 5.38dB 
Eye Level (mV) [-81.70, 80.80] [-82.60, 82.40] [-81.90, 81.60] [-81.70, 81.10] 
Eye Height (mV) 30.54 82.80 100.30 81.40 
Eye Width (ps) 29.92 55.85 56.67 54.11 
JitterPP (ps) 88.00 44.00 42.00 43.00 
JitterRMS (ps) 10.44 7.72 7.78 8.03 
Q-Factor 3.17 6.37 7.16 5.91 
Table 5.3: Eye diagram measurements for the emphasis magnitude simulation. 
 
It is clearly seen by the eye diagrams that 1.74dB and 3.52dB emphasis achieve the 
best results. The eye height is drastically increased as well as the eye width, leading to lower 
peak-to-peak jitter. Furthermore, the Q-factor is also increased, since the eye level does not 
vary drastically and the eye height is larger. For emphasis above 3.52dB, it starts to occur 
over-equalization phenomenon, leading to a worst Q-factor. 
The CTLE boosting gain is obtained in the same way that the emphasis amount. It was 
tested different CTLE configurations in order to find the most propitious results. At this 
point, the proper emphasis amount is known, so it is fixed at 3.52dB and the several CTLE 
configurations from table 5.2 are simulated. The results are presented on the figure 5.10 and 
table 5.4 and table 5.4 shows the obtained measurements for comparing the eye qualities 
according to each introduced CTLE boost amount. 
It can be seen by the obtained results that the increasing on the boost raises the eye 
levels. Once again, over-equalization is present, where the eye height, width and Q-factor 
are drastically degraded for a boost above 5.67dB. This happens because the CTLE has a 
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higher boosting gain at the high-frequencies where the signal was emphasized. In the regions 
where the signal is not emphasized, the CTLE does not boost the signal with the same 
magnitude as in the transition regions. A higher boosting gain causes the transition regions 
to be more aggressively boosted and the non-transition regions to be approximately 
unchanged for the several boosting configurations, leading to a degraded eye diagram. 
The amount of emphasis on the transmitter side equalization and the amount of the 
CTLE boost on the receiver side equalization were obtained. The best eye diagram results 
were obtained for 3.52dB emphasis and 3.06dB CTLE boost. 
 
 
                                   (a)                                                                                    (b) 
 
                                   (a)                                                                                    (b) 
Figure 5.10: CTLE boosting gain magnitude simulation: a) 2.83dB boost; b) 3.59dB boost; c) 4.51dB boost; 
d) 5.96dB boost. 
 
                    Boost 
Measure 
3.06dB 4.38dB 5.67dB 6.92dB 
Eye Level (mV) [-81.80, 81.80] [-84.40, 84.30] [-84.10, 84.20] [-93.30, 93.70] 
Eye Height (mV) 101.30 100.60 99.96 84.60 
Eye Width (ps) 55.78 56.29 56.82 58.41 
JitterPP (ps) 41.00 39.00 41.00 35.00 
JitterRMS (ps) 7.79 7.60 7.67 7.46 
Q-Factor 7.34 6.95 6.87 5.77 
Table 5.4: Eye diagram measurements for the boosting gain magnitude simulation. 
 
5.4.2 CDR Modeling 
 
Analyzed the equalization configurations for signal conditioning, data recovery and 
synchronization can be then performed. Two different architectures of clock and data 
recovery are modeled to further results comparison. This modeling has as main objective to 
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obtain a jitter tolerance graphic for each architecture. The simulation is performed on time 
domain, so a considerable period of time is needed in order to achieve proper results while 
simulating the entire system. As it was explained in section 2.2.1, to measure the CDR jitter 
tolerance, it is needed to inject worst case jitter on the CDR. This worst case jitter is 
generated in the form of sinusoidal jitter, where its amplitude is swept over a specific range 
and for each amplitude value the jitter frequency is also swept. The jitter tolerance value is 
then obtained as being the maximum peak-to-peak amplitude of sinusoidal jitter which leads 
to a specified BER at a certain jitter frequency. The CDR architectures consist on a 2x and 
a 3x-oversampling topologies. 
 
5.4.2.1 Phase-Tracking PLL based CDR 
 
Phase-locked loop based CDR circuits use a 2x oversampling (2XO) of the incoming 
NRZ data stream to recover the data. As it was explained in section 4.2.1, in a phase-tracking 
CDR a PLL is used to align one of the clock edges with the data edges. The other clock edge 
samples the incoming data to implement a 2XO CDR circuit with a maximum timing margin 
of 0.5 Unit Intervals peak-to-peak (𝑈𝐼𝑝𝑝). 
In section 4.2.1.2 it was modeled the behaviour of a PLL for 1GHz clock frequency. 
The same concept is used for the modeling of the 10GHz PLL, where the loop filter 
parameters were changed to 𝑅𝑝 = 20𝑘Ω, 𝐾𝑉𝐶𝑂 = 300𝑀𝐻𝑧/𝑉, 𝐶𝑝 = 1𝑛𝐹 and 𝐼𝑝 = 2.5𝑚𝐴 
in order to achieve the desired frequency with proper results related to the frequency 
acquisition time and offset. Figure 5.11 shows the frequency acquisition and the VCO 
control voltage for a 100kbits random pattern with 10MHz, 100MHz and 1GHz, 
respectively, of jitter frequency and 20% jitter amplitude. 
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                                   (e)                                                                                   (f) 
Figure 5.11: Output frequency and control voltage of the 10Ghz PLL for the same transmitted signal with 
different amount of jitter frequencies: a,b) 𝑓𝑗𝑖𝑡𝑡𝑒𝑟 = 10MHz; c,d) 𝑓𝑗𝑖𝑡𝑡𝑒𝑟 = 100MHz; e,f) 𝑓𝑗𝑖𝑡𝑡𝑒𝑟 = 1GHz. 
It is clearly observed on the presented results that the clock frequency degrades with 
the increasing of the jitter frequency. A higher jitter frequency on the received signal, makes 
the signal to change its symbol period faster, leading to a higher activity on the phase detector 
and charge pump and thus the clock frequency varies more frequently. The higher the jitter 
frequency, the higher is the clock frequency variation and more errors occur when recovering 
the data. 
The PLL was simulated with the parameters previously specified, yielding a frequency 
acquisition time of, approximately, 100n𝑠 in a continuous data transmission. A faster 
acquisition time, results into a best performance recovering the data, presenting better BER 
results. In this case, the received data was successfully recovered for jitter frequencies below 
the range of 109, for jitter frequencies above this range the resulting BER severely increases 
becoming unacceptable. 
In order to test the reliability of the data recovery for this CDR architecture, the jitter 
amplitude and jitter frequency were swept, respectively, over 20% to 50% and 100kHz to 
3GHz (10−5 to 0.3 in normalized jitter frequency), while transmitting a 100kbits random 
stream for a specified BER of 10−5. Figure 5.12 and table 5.5 show respectively the resulting 
jitter tolerance curve and some measurements for this simulation. 
 
 
Figure 5.12: 2x oversampling CDR jitter tolerance. 
 
From the jitter tolerance result, it is important to notice that for frequencies above the 
corner frequency, which corresponds to approximately 5 ∙ 10−3 (normalized jitter 
frequency), the CDR is unable to track the phase changes in the received data for jitter 
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53.8 0.25 
31.4 0.30 
20.8 0.35 
13.4 0.40 
7.7 0.45 
3.1 0.50 
Table 5.5: 2xO Jitter tolerance 
measurements. 
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amplitudes above, approximately, 24%. This amplitude is named as the maximum allowable 
jitter amplitude for high jitter frequencies. For frequencies below the corner frequency, i.e. 
low jitter frequencies, the CDR is able to track the phase changes, up to a certain peak-to-
peak jitter amplitude, which is, for example in this case, approximately 50% of jitter 
amplitude for a 3 ∙ 10−4 normalized jitter frequency. 
 
5.4.2.2 3x Blind-Sampling based CDR 
 
A 3x-oversampling (3XO) provides improved performance in the presence of total 
asymmetric jitter, i.e., for higher jitter frequencies the CDR may be able to follow the symbol 
period variations. A 3XO CDR circuit acquire more samples per period than the 2XO in 
order to improve CDR performance. 
In section 4.2.2 it was explained the operation mode of a 3XO CDR. The simulation 
will follow the principles explained on this section, where a PLL is used to obtain multi-
phase clocks running at the same data bitrate for sampling the data on different instants. The 
recovered data is performed by acquiring the proper sample at each sampled bit, 
corresponding to the one that is closest to the UI center. 
The MatLab algorithm consists on sweeping the jitter amplitude and jitter frequency, 
respectively, over 20% to 70% and 100kHz to 3GHz (10−5 to 0.3 in normalized jitter 
frequency), while transmitting a 100kbits random stream for a specified BER of 10−5. The 
figure below shows the obtained jitter tolerance for this simulation. 
 
 
Figure 5.13: 3x oversampling CDR jitter tolerance. 
 
The obtained jitter tolerance result, in contrast to the 2x oversampling jitter tolerance 
result, presents a higher jitter frequency range for which the CDR is able to track jitter. The 
corner frequency is now at, approximately, 10−1 (normalized jitter frequency), where the 
CDR is unable to track phase changes in the received data for jitter amplitudes above, 
approximately, 24% of the symbol period. For frequencies below the corner frequency, the 
CDR can reach jitter amplitudes of 70% of the symbol period as the jitter frequency 
decreases. 
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𝑱𝒊𝒕𝒕𝒆𝒓𝑨𝒎𝒑𝒍𝒊𝒕𝒖𝒅𝒆 
(𝑼𝑰𝑷𝑷) 
1.24 0.25 
0.79 0.30 
0.40 0.40 
0.22 0.50 
0.12 0.60 
0.05 0.70 
Table 5.6: 3xO Jitter tolerance 
measurements. 
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5.5 Summary 
 
A transmission system, from the transmitter to the receiver, was proposed on this 
chapter. The modeled channel presented losses of 16dB at 10Gbps, which led to the need of 
equalization. 
It was used pre and post-equalization and determined the ideal magnitudes of the pre-
equalization emphasis and CTLE boosting gain through eye diagram analysis. It was seen 
that the proper equalization results were obtained for 3.52dB emphasis and 3.06dB CTLE 
boost. It was seen that the signal quality drastically increased for these equalization settings, 
resulting in wide eye opening and a good Q-factor. 
It was modeled a 2x and 3x 
oversampling CDR and obtained two 
different jitter tolerance curves. The main 
goal for the CDR modeling was to compare 
these two curves in terms of performance of 
each CDR architecture when recovering 
corrupted data with high jitter amplitudes. 
For the 2x oversampling CDR, it was used 
a phase-tracking CDR topology for aligning 
one of the clock edges with the data edges and sample, with the other clock edge, the 
incoming data. For the 3x oversampling CDR, it was used a multi-phase clock, derived from 
a reference clock, to take three samples of the incoming data at each symbol period for 
further selection of the proper sample that is closer to the UI center. The obtained results for 
the jitter tolerance of each CDR topology shown that the 3x oversampling CDR topology 
tolerates higher jitter amplitudes at higher jitter frequencies than the 2x oversampling CDR. 
Jitter tolerance analysis reveals to be an indispensable feature when selecting the 
receiver for a given transmission system. A CDR that does not fulfil the requirements in 
terms of jitter tolerance for a given transmission system may decrease the system 
performance. 
 
 
Figure 5.14: 2x and 3x oversampling CDR jitter 
tolerance comparison. 
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Chapter VI 
 
6.Conclusions and Future Work 
 
The main focus of this thesis concerns the modeling of a data receiver for high-speed interfaces with different 
CDR architectures in order to compare their performances through jitter tolerance curves. This chapter summarizes the 
developed work along this thesis and proposes possible directions for further work. 
 
6.1 Conclusions 
 
In this thesis, a receiver for serial data link applications composed by a 2x 
oversampling CDR is compared with a receiver composed by a 3x oversampling CDR by 
modeling in MatLab. The jitter tolerance for each architecture is obtained by extracting 
several points for the system simulation for the same input signal with different jitter 
amplitudes at different jitter frequencies. The simulated results show a close match to the 
theoretical values, where the 2x and 3x oversampling architecture presents a jitter tolerance 
of, approximately, 
1
2
𝑈𝐼 and 
2
3
𝑈𝐼 respectively as the jitter frequency drastically decreases. 
Beyond the different CDR architectures, the thesis explores solutions to the problems of 
signal distortion introduced by the channel. These solutions were simulated and it was 
analyzed several eye diagrams for a given data stream by using the MatLab Communications 
System tool for displaying the eye diagram of the data stream and to extract important 
measurements that allow to evaluate the signal quality. 
Throughout this work, it was studied each block that belongs to a serial data 
transmission system. It was started by analyzing the S-parameters matrix of a two-port 
network for the channel modeling, where it was shown how to obtain the two-port network 
transfer function depending on the electrical parameters of a microstrip line. 
After analyzing the channel transfer function, it was studied different equalization 
architectures for serial data transmission systems. It was seen that equalization can be 
performed at the transmitter and receiver side. At the transmitter side, the equalizer is usually 
a FIR filter that emphasizes every data stream transition and de-emphasizes the remaining 
bits. At the receiver side, the equalization can be performed through continuous or discrete 
filtering. Time continuous linear equalization is an example of continuous filtering that is 
used in order to compensate the high frequency losses of the channel by means of a high-
frequency boost that turns the overall frequency response flat at the desired frequency, 
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reducing the ISI imposed by the channel. Feed-forward equalization is an example of 
discrete filtering, where the equalizer estimates the ISI by delaying the received signal and 
reducing its amplitude for further subtraction with the received signal. Methods to perform 
continuous and discrete equalization were presented in chapter 3. 
Clock and data recovery circuits was the next topic under study. It was analyzed three 
different CDR topologies: feedback phase tracking, oversampling and gated oscillator based 
CDR. The phase tracking based topology makes use of a phase-tracking feedback loop to 
synchronize the received signal by aligning a local clock with the received data. This 
topology is used for continuous mode data transmission. On the other hand, the oversampling 
topology samples the received data at different points, for each nominal symbol period, by 
means of a multi-phase clock. This topology is used either in burst or continuous mode data 
transmission. Finally, the gated-oscillator CDR makes use of a PLL for tuning the frequency 
of a gated oscillator that freezes the clock signal to 0 level every time that an edge detector 
circuit generates a synchronization signal. This topology is used for burst mode data 
transmission. It was seen that phase tracking topologies present long frequency acquisition 
times that sometimes may lead to data recovery errors, however they have the advantage of 
tracking the input data jitter and thus follow the phase changes on the received signal. On 
the other hand, the oversampling topology has no stability concerns, since there is no 
correlation between the phase of the sampling clock and the phase of the received data, and 
presents a faster frequency acquisition time, however, due to the use of multi-phase clocks 
to sample the incoming data at different points, it requires a large FIFO. To conclude, the 
gated-oscillator topology doesn’t recovers a clock signal by means of a feedback phase 
tracking of the incoming data and thus, similarly to the oversampling topology, it has fast 
frequency acquisition time, however, the lack of a loop bandwidth filtering leads to a 
drawback: no jitter rejection. Thus, gated-oscillator based CDR is commonly used in data 
transmission where there are no restrictions on the amount of jitter transfer but require a 
burst-mode operation to extract the synchronous clock and recover the received data 
immediately for each asynchronous data packet. A method for modeling and analyzing each 
block of a PLL was presented in chapter 4. 
To conclude, the characterization of the transmission channel was made in chapter 5 
and a proposed receiver was presented, where it was revealed the need of equalization, since 
the eye diagram for a 10Gbps bit pattern presented a very low Q-factor. Thus, the overall 
system comprises a transmitter FIR filter for pre-equalization, a CTLE for post-equalization 
and the CDR for recovering the transmitted data for a 10Gbps transmission rate. It was tested 
different emphasis values for pre-equalization as well as different boosting gains for the 
CTLE, where it was seen the degradation of the eye diagram Q-factor when over-
equalization phenomenon starts occurring. The modeling of the 2x and 3x oversampling 
CDR, as expected, resulted into two different jitter tolerance curves. The 2x oversampling 
CDR shown a lower high jitter frequency value (above 50MHz) for which the CDR is able 
to recover the data up to a certain jitter amplitude than the 3x oversampling CDR (above 
1.2GHz). For lower jitter frequencies, the 3x oversampling CDR still presenting better 
results, where it can be seen a higher jitter frequency range at higher jitter amplitudes. 
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Thereby, it remains to conclude that the proposed 3x oversampling CDR presented a better 
performance than the 2x oversampling CDR on recovering the transmitted data. 
 
6.2 Future Work 
 
The main goals for this thesis were achieved. It was possible to compare the 
performance of two different CDR architectures, however there are other CDR architectures 
that are used for different transmission modes that can be modeled and analyzed their 
behavior in terms of data recovering performance. 
Another interesting future work, would be to implement the overall system for both 
the modeled CDR architectures on two different real systems on chip and test their resilience 
to input jitter to obtain their jitter tolerance curves for further comparison between the 
modeled results and the practical results. 
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Attachments 
 
 Jittered Clock Simulation (section 2.2.1) 
 
clear; clc; close all; 
  
%  Sinusoidal Signal 
A = 1;  % Amplitude 
dr = 500e6; ws = 2*pi*dr;  % bitrate 
fj = 5e6; wj = 2*pi*fj;  % Jitter frequency 
Aj = 0.5; aj = Aj*(2*pi);  % Jitter amplitude 
Nbits = 1000; 
res = 100;   % Bit resolution 
fs = res*dr;  % Sampling rate 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
  
ck = A*cos(ws*t);  % Ideal clock 
ck_j = A*cos(ws*t + aj*sin(wj*t));  % Jittered clock 
w_jtotal = ws + aj*wj*cos(wj*t); 
fmin = dr - aj*wj/(2*pi) 
fmax = dr + aj*wj/(2*pi) 
  
[ck_pks, ck_locs] = findpeaks(ck); 
[ckj_pks, ckj_locs] = findpeaks(ck_j); 
smps = min([length(ck_locs) length(ckj_locs)]); 
ck_locs = ck_locs(1:smps); 
ckj_locs = ckj_locs(1:smps); 
TIE = t(ck_locs) - t(ckj_locs); 
max_TIE = max(abs(TIE)) 
  
%  Plot Sinusoidal Jitter Effect 
figure; plot(t/(1e-9),ck,'-b', t/(1e-9), ck_j, '-r'); 
axis([0 t(0.02*length(t))/(1e-9) -(3*A/2) 3*A/2]); 
xlabel('t (ns)'); ylabel('cos( j(t) )'); 
legend('Ideal Clock', 'Jittered Clock');  
title('Sinusoidal Jitter Effect'); 
  
%  TIE Histogram 
T = unique(round(TIE*(1e9)*100)*(1e-9)/100); 
a = 1/dr; p = -a:(2*a/(length(T)+1)):a; 
pdf = 1./(pi*sqrt(1-((p/a).^2))); 
  
figure; bar(sort(T)/(1e-9),pdf(2:end-1), 0.5); 
axis([min(T)/(1e-9) max(T)/(1e-9) 0 max(pdf)]); 
xlabel('TIE (ns)'); ylabel('PDF'); 
title('Jitter Distribution'); 
  
%  Plot Jitter Frequency Variation 
figure; plot(t/(1e-6),(w_jtotal/(2*pi))/(1e6),'-b'); 
xlabel('t (us)'); ylabel('Frequency (MHz)'); 
title('Jitter Frequency Variation'); 
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%  Plot Time Error Interval 
t_TIE = 0:1/dr:(length(TIE)/dr - 1/dr); 
figure; plot(t_TIE/(1E-6),TIE/(1E-9),'-b'); 
xlabel('t (us)'); ylabel('TIE (ns)'); 
title('Time Interval Error'); 
 
 Modeling of TX Equalization (section 3.2.1) 
 
clear; clc; close all; 
  
A = 0.2;  % Amplitude 
dr = 3.25e9;  % Bitrate 
Nbits = 10000;  % Number of bits 
D = round(rand(1,Nbits));  % Random Stream 
res = 100;  % Bit resolution 
fs = res*dr;  % Sampling rate 
t = (0:((Nbits*res))-1)/fs;  % Time axis 
Eq = 1;  % 0 for no TX equalization, 1 for TX equalization 
  
if(Eq == 1) 
     
    x = 0.4;  % Emphasis weight 
    nTap = 1;  % 0 for pre Tap, 1 for 1st Tap, 2 for 2nd Tap 
    invPol = 1; % 0 for no inverted polarity, 1 for inverted polarity 
    switch(nTap) 
  
        case 0 
            DpT_1 = [D(2:end) D(end)]; 
            Dn = xor(D,ones(1,length(D))); 
            DnT_1 = [Dn(2:end) Dn(end)]; 
            if(invPol == 0) 
                Tap = D + x*DpT_1 - (Dn + x*DnT_1); 
            else 
                Tap = D - x*DpT_1 - (Dn - x*DnT_1); 
            end 
        case 1 
            DpT_1 = [D(1) D(1:end-nTap)]; 
            Dn = xor(D,ones(1,length(D))); 
            DnT_1 = [Dn(1) Dn(1:end-nTap)]; 
            Tap = D - x*DpT_1 - (Dn - x*DnT_1); 
        case 2 
            DpT_1 = [D(1) D(1) D(1:end-nTap)]; 
            Dn = xor(D,ones(1,length(D))); 
            DnT_1 = [Dn(1) Dn(1) Dn(1:end-nTap)]; 
            if(invPol == 0) 
                Tap = D + x*DpT_1 - (Dn + x*DnT_1); 
            else 
                Tap = D - x*DpT_1 - (Dn - x*DnT_1); 
            end 
        otherwise 
            error('Insert a valid nTap number (between 0 and 2)'); 
  
    end 
     
else 
    Tap = 2*D - 1; 
end 
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TXout = A*rectpulse(Tap,res); 
 
%  Channel 
[b,a] = butter(1, (dr/3)/fs);  % Butterworth LPF as channel Model 
RXin = filter(b,a,TXout); snr = 31; 
hChan = comm.AWGNChannel('NoiseMethod','Signal to noise ratio (SNR)', ... 
                         'SNR', snr); 
RXin = step(hChan,RXin); 
  
%  Plot the received signal eye diagram 
NSymbs = 2;  % Number of symbols 
MinAmp = floor(min(RXin)*10)/10;  % Minimum eye diagram amplitude  
MaxAmp = ceil(max(RXin)*10)/10;  % Maximum eye diagram amplitude 
AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
NTraces = 2000;  % Number of traces for the eye diagram simulation 
% Compute the eye diagram 
[EyeDiagram, Measurements] = EyeDiagramGen(RXin, fs, res, NSymbs, ... 
                             MinAmp,MaxAmp, AmpRes, NTraces);   
title('Eye Diagram'); 
display(Measurements);  % Display the measurements 
 
-----------------------------//------------------------------ 
 
function [ EyeDiagram, Measurements ] = EyeDiagramGen( y, fs, len, 
NSymbs, MinAmp, MaxAmp, AmpRes, NTraces ) 
% 
%  Function for eye diagram plot and measurements of a given signal. 
% 
%  1. Inputs 
%     y            => Signal for the eye diagram simulation; 
%     fs           => Sampling rate (samples/sec); 
%     len          => Bit length (samples/bit);  
%     NSymbs       => Number of symbols to compute the eye diagram; 
%     MinAmp       => Minimum amplitude for the eye diagram plot; 
%     MaxAmp       => Maximum amplitude for the eye diagram plot; 
%     AmpRes       => Resolution for the amplitude of the eye diagram; 
%     NTraces      => Number of traces to compute the eye diagram. 
% 
%  2. Outputs  
%     EyeDiagram   => Resulting eye diagram; 
%     Measurements => Eye diagram measurements. 
% 
%     Author: Frederico Malafaia 
% 
  
    EyeDiagram = commscope.eyediagram('SamplingFrequency', fs, ...  
                 'SamplesPerSymbol', len, ... 
                 'SymbolsPerTrace', NSymbs, ... 
                 'MinimumAmplitude', MinAmp, ...  
                 'MaximumAmplitude', MaxAmp, ... 
                 'AmplitudeResolution', AmpRes, ...  
                 'MeasurementDelay', 0, ... 
                 'PlotType', '2D Color', ...  % Line/Color 
                 'OperationMode', 'real Signal', ... 
                 'PlotTimeOffset', 0, ... 
                 'NumberOfStoredTraces', NTraces, ... 
                 'ColorScale', 'log', ...  % linear/log 
                 'RefreshPlot', 'on'); 
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    EyeDiagram.Measurements.DisplayMode = 'Optimized for real Signal'; 
     
    update(EyeDiagram, y); 
    analyze(EyeDiagram); 
    Measurements = EyeDiagram.Measurements; 
    EyeDiagram.MeasurementDelay = Measurements.EyeDelay; 
    reset(EyeDiagram); 
    update(EyeDiagram, y); 
    analyze(EyeDiagram); 
    Measurements = EyeDiagram.Measurements; 
  
end 
 
 Modeling of RX Equalization (section 3.2.2) 
 
Feed-forward equalizer 
 
clear; close all; clc; 
  
A = 0.4;  % Amplitude 
dr = 3.25e9;  % Bitrate 
Nbits = 10000;  % Number of bits 
D = round(rand(1,Nbits));  % Random Stream 
res = 100;  % Bit resolution 
fs = res*dr;  % Sampling rate 
t = (0:((Nbits*res))-1)/fs;  % Time axis 
D = 2*D - 1; 
snr = 31; 
Aj = 0.1*2*pi;  % Jitter amplitude 
fj = 10e6;  % Jitter frequency 
tapW = 0.6;  % Tap wight 
Tdelay = round(res/1.5);  % Time delay 
%  Line code characteristics 
linecode = 2;  % Select line code (index for cell array below) 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  % Line code options 
 
%  Generate jittered signal 
[TXout, edges] = LCjitter(A, D, dr, Aj, fj, lncds{linecode}, t); 
a = [1/(2*pi*(0.5e9)) 1]; b = 1; 
Channel = tf(b,a); 
RXin = lsim(Channel,TXout,t); 
hChan = comm.AWGNChannel('NoiseMethod', ... 
        'Signal to noise ratio (SNR)', 'SNR', snr); 
RXin = step(hChan,RXin); 
  
aux = zeros(1,length(RXin)+Tdelay); 
aux(Tdelay+1:end) = RXin; 
RXeq = RXin' - tapW*aux(1:end-Tdelay); 
  
figure; plot(t/(1e-9),RXin); 
hold on; plot(t/(1e-9),RXeq,'g-'); 
axis([0 10 -0.5 0.5]); 
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legend('Received Signal','Equalized Signal'); 
title('Feed-forward equalization effect'); 
xlabel('Time (ns)'); ylabel('Amplitude (Volt)'); 
  
%  Plot the received signal eye diagram 
NSymbs = 2;  % Number of symbols 
MinAmp = floor(min(RXin)*10)/10;  % Minimum eye diagram amplitude  
MaxAmp = ceil(max(RXin)*10)/10;  % Maximum eye diagram amplitude 
AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
NTraces = 2000;  % Number of traces for the eye diagram simulation 
% Compute the eye diagram 
[EyeDiagram, Measurements] = EyeDiagramGen(RXin, fs, res, NSymbs, ... 
                             MinAmp,MaxAmp, AmpRes, NTraces);   
title('Received Signal'); 
display(Measurements);  % Display the measurements       
     
MinAmp = floor(min(RXeq)*10)/10;  % Minimum eye diagram amplitude  
MaxAmp = ceil(max(RXeq)*10)/10;  % Maximum eye diagram amplitude 
AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
[EyeDiagram, Measurements] = EyeDiagramGen(RXeq, fs, res, NSymbs, ... 
                             MinAmp,MaxAmp, AmpRes, NTraces);   
title('Equalized Signal'); 
display(Measurements);  % Display the measurements 
 
----------------------------//---------------------------- 
 
function [ y, aux ] = LCjitter( A, seq, dr, Aj, fj, line_code, t ) 
% 
%  Function for generating a jittered line code signal of an 
%  input binary sequence. 
% 
%  1. Inputs 
%     A           => Signal Amplitude; 
%     seq         => Bit sequence; 
%     dr          => Bitrate; 
%     Aj          => Jitter amplitude; 
%     fj          => Jitter frequency; 
%     line_code   => String idenifying the type of the output code; 
%     t           => Time axis. 
% 
%  2. Outputs  
%     Y           => Waveform representing the line code; 
%     aux         => Data edges. 
% 
%     Author: Frederico Malafaia 
% 
  
    wj = 2*pi*fj;  % Jitter frequency 
    wd = 2*pi*dr;  % Bitrate 
  
    switch(line_code) 
         
        case 'Unipolar_NRZ'  % Uniporlar NRZ line code 
            seq = (seq + 1)/2; 
            % Jittered square wave 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
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            aux = [0 find(aux0>0) length(y)];  % Data edges 
            for n = 1:length(seq) 
                % NRZ jittered data 
                y(aux(n)+1:aux(n+1)) = A*seq(n); 
            end 
             
        case 'Bipolar_NRZ'  % Bipolar NRZ line code 
            % Jittered square wave 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
            aux = [0 find(aux0>0) length(y)];  % Data edges 
            for k = 1:length(seq) 
                % NRZ jittered data 
                y(aux(k)+1:aux(k+1)) = A*seq(k); 
            end 
             
        case 'Unipolar_RZ'  % Unipolar RZ line code 
            seq = (seq + 1)/2; 
            seq1 = zeros(1,2*length(seq)); 
            seq1(1:2:end) = seq; 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
            aux = [0 find(aux0~=0) length(y)]; 
            for n = 1:length(seq) 
                y(aux(n)+1:aux(n+1)) = A*seq1(n); 
            end 
             
        case 'Bipolar_RZ'  % Bipolar RZ line code 
            seq1 = zeros(1,2*length(seq)); 
            seq1(1:2:end) = seq;  % Interpolated binary Sequence 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
            aux = [0 find(aux0~=0) length(y)]; 
            for n = 1:length(seq) 
                y(aux(n)+1:aux(n+1)) = A*seq1(n); 
            end 
             
        case 'AMI'  % AMI line code 
            seq = (seq + 1)/2; 
            inds = find(seq==1); 
            inds = inds(2:2:end);  % Index for polarity invert 
            seq(inds) = -seq(inds);  % Invert polarity 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
            aux = [0 find(aux0>0) length(y)]; 
            for n = 1:length(seq) 
                y(aux(n)+1:aux(n+1)) = A*seq(n); 
            end 
             
        case 'Manchester'  % Manchester line code 
            seq1 = zeros(1,2*length(seq)); 
            seq1(1:2:end) = seq;  % Interpolated binary Sequence 
            inds1 = find(seq1==1);  % Index for 1's 
            inds0 = find(seq1==-1);  % Index for 0's 
            seq1(inds1+1) = -1;  % Invert polarity 
            seq1(inds0+1) = 1;  % Invert polarity 
            y = A*(square(((wd*t) + Aj*sin(wj*t)))+1)/2; 
            aux0 = diff(y); 
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            aux = [0 find(aux0~=0) length(y)]; 
            for n = 1:length(seq) 
                y(aux(n)+1:aux(n+1)) = A*seq1(n); 
            end 
             
        otherwise 
            error('Unknown Line Code'); 
             
    end 
     
end 
 
Continuous Time Linear Equalizer 
 
clear; close all; clc; 
  
const = 2*pi; 
w = const*logspace(0,5,1000)*10^6; 
G1=[5 7 10]; % G1=Wp1/Wz 
G0=1;  % Flat gain 
Wp2 = const*4e9; 
Wz = const*logspace(0,3.6,100)*10^6; 
Boost = zeros(3,length(Wz)); 
  
for n=1:3 
    figure; 
    for k=1:length(Wz) 
        G=G0*Wp2*G1(n)*abs((j*w+Wz(k))./((j*w+G1(n)*Wz(k)).*(j*w+Wp2))); 
        Boost(n,k)=max(G); 
        semilogx(w/const,20*log10(G)) 
        hold on; 
    end 
    title('CTLE gain curves'); 
    xlabel('freq (Hz)'); ylabel('Gain (dB)'); 
end 
  
for n=1:3 
    figure; 
    for k=1:length(Wz) 
        phy = atand(w/Wz(k)) - atand(w/(G1(n)*Wz(k))) - atand(w/Wp2); 
        semilogx(w/const,phy); 
        hold on 
    end 
    title('CTLE phase curves'); 
    xlabel('freq (Hz)'); ylabel('Gain (dB)'); 
end      
  
Boost=20*log10(Boost); 
figure; 
semilogx(Wz/const,Boost(1,:),'k-',Wz/const,Boost(2,:),'g-.', ...  
         Wz/const, Boost(3,:),'b--'); 
grid on; 
title('Boosting gains vs zero frequency'); 
xlabel('\omega_z (Hz)'); 
ylabel('Boosting gain (dB)'); 
legend('\omega_p_1 = 5\omega_z','\omega_p_1 = 7\omega_z', ... 
       '\omega_p_1 = 10\omega_z'); 
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%  CTLE frequency response 
a = [1/(2*pi*(0.5E9)) 1]; b = 1; 
Channel = tf(b,a); 
  
figure; B = bodeoptions; 
B.FreqUnits = 'Hz'; B.PhaseVisible = 'off'; 
bodeplot(Channel,B); 
annotation('textarrow', [0.3,0.5], [0.6,0.5],... 
           'String' , '-3dB/500Mhz '); 
title('Channel frequency response', 'FontSize', 30); 
xlabel('freq', 'FontSize', 24); ylabel('Gain (dB)', ... 
       'FontSize', 24); 
  
K = G0*Wp2*G1(3); 
Wp1 = Wz(end-28)*G1(3); 
num = K*[1 Wz(end-28)]; den = [1 Wp1+Wp2 Wp1*Wp2]; 
Equalizer = tf(num,den); ChEq = Channel*Equalizer; 
  
figure; bodeplot(Equalizer,B); 
title('Equalizer frequency response', 'FontSize', 30); 
xlabel('freq', 'FontSize', 24); ylabel('Gain (dB)', 'FontSize', 24); 
figure; bodeplot(ChEq,B); 
title('Channel and equalizer frequency response', 'FontSize', 30); 
xlabel('freq', 'FontSize', 24); ylabel('Gain (dB)', 'FontSize', 24); 
  
%  Apply equalization modes 
zrs = [Wz(end-14) Wz(end-20) Wz(end-40)]; 
pls = G1(3)*zrs; 
boost = [7.92 10.94 17.22]; 
  
A = 0.2;  % Amplitude 
dr = 3.25E9;  %  Bit rate 
Nbits = 10000;  % Number of bits 
D = round(rand(1,Nbits));  % Random Stream 
res = 100;  % Bit resolution 
fs = res*dr;  % Sampling rate 
t = (0:((Nbits*res))-1)/fs;  % Time axis 
D = 2*D - 1; 
TXout = A*rectpulse(D,res); 
snr = 31; 
TXout = lsim(Channel,TXout,t); 
hChan = comm.AWGNChannel('NoiseMethod', ... 
        'Signal to noise ratio (SNR)', 'SNR', snr); 
TXout = step(hChan,TXout); 
     
for n = 1:length(zrs) 
     
    K = G0*Wp2*G1(3); 
    num = K*[1 zrs(n)]; den = [1 pls(n)+Wp2 pls(n)*Wp2]; 
    Equalizer = tf(num,den); RXeq = lsim(Equalizer,TXout,t); 
     
    Mode = n-1  % Current mode 
    NSymbs = 2;  % Number of symbols 
    MinAmp = floor(min(RXeq)*10)/10;  % Minimum eye diagram amplitude 
    MaxAmp = ceil(max(RXeq)*10)/10;  % Maximum eye diagram amplitude 
    AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
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    NTraces = 2000;  % Number of traces for eye diagram simulation 
    % Compute the eye diagram 
    [EyeDiagram, Measurements] = EyeDiagramGen(RXeq, fs, res, ... 
                         NSymbs, MinAmp,MaxAmp, AmpRes, NTraces); 
    title(['Boost = ' num2str(boost(n)) 'dB']); 
    display(Measurements);  % Display the measurements 
     
end 
 
 Modeling of a Phase-Locked Loop (section 4.2.1.2) 
 
clear; close all; clc; 
  
%  Signal characteristics 
A = 1;  % Waveform amplitude 
Nbits = 10000;  % Number of bits 
dr = 1e9;  % Bitrate 
res = 100;   % Bit resolution 
fs = res*dr;  % Sampling rate 
Aj = 0.1*2*pi;  % jitter amplitude 
fj = 10e6;  % Jitter frequency 
t = (0:((Nbits*res)-1))/fs;  %  Time axis 
seq = 2*round(rand(1,Nbits)) - 1;  %  NRZ random bit stream 
%  Line code characteristics 
linecode = 2;  % Select line code (index for cell array below) 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  % Line code options 
%  Generate jittered signal 
[TXin, edges] = LCjitter(A, seq, dr, Aj, fj, lncds{linecode}, t); 
deltaJ = diff(edges);  % Jitter intervals 
  
%  PLL loop 
Rp = 20000;  % Rp fixed 
%Rp = [(2:4:10) 20 30 50]*10^3; 
Cp = 1E-9;  % Cp fixed 
%Cp = (10.^(2:7))*10^-12; 
Ko = (1.2*dr - 0.6*dr)./(5:10); 
%Ko = (1.2*dr - 0.6*dr)/5; %  Ko fixed 
for m = 1:length(Ko) 
     
    vPrev = 0; 
    fck = dr/1.25;  % Initial clock 
    fc = fck;  % VCO central frequency 
    Ip = 1e-3;  % Charge pump current 
    k = 1;  % Bit index 
    T = 1/dr;  % Bit period 
    n = Nbits;  % Number of simulated bits 
    freq = zeros(1,n); 
    aux = diff(TXin);  % Find data transitions 
    aux = find(aux>0);  % Rising edges index 
    errPrev = 1/fck - 1/dr; 
    while(k <= n) 
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        %  PD for error acquisition 
        a = find(aux == edges(k+1)); 
        if(~isempty(a))  % if there is transition 
            %  determine error 
            totalT = 1/fck - deltaJ(round(aux(a)/res))/fs; 
            errPrev = totalT; 
        else 
            totalT = 0; 
        end 
         
        %  Loop filter 
        Vo = vPrev + Ip*Ko(m)*(Rp+(T/Cp))*totalT/(2*pi); 
        vPrev = Vo; 
         
        %  VCO 
        fck = fc + Vo*Ko(m); 
         
        Vct(k) = Vo; 
        freq(k) = fck; 
        Taxis(k) = T; 
         
        %  Bit increment 
        T = T + (1/dr); 
        k = k + 1; 
         
    end 
     
    Taxis = [0 Taxis]; 
    Vct = [0 Vct(1:end-1)]; 
    freq = [fc freq(1:end-1)]; 
     
    for n=1:(length(Taxis)-1) 
        t1((1+res*(n-1)):(res*n)) = Taxis(n):((Taxis(n+1)- ... 
        Taxis(n))/res):(Taxis(n+1)-(Taxis(n+1)-Taxis(n))/res); 
    end 
    freq1 = rectpulse(freq,res); Vct1 = rectpulse(Vct,res); 
    figure(1);  
    plot(t1(1:0.5*length(t1))/(1e-6),freq1(1:0.5*length(freq1))/(1e9)); 
    axis([0 3 0.8 1+0.05]); title('VCO Output Frequency'); 
    xlabel('Time (\musec)'); ylabel('Frequency (GHz)'); hold on; 
    figure(2);  
    plot(t1(1:0.5*length(t1))/(1e-6),Vct1(1:0.5*length(Vct1))); 
    axis([0 3 0 max(Vct1)+0.2]); title('VCO Control Voltage'); 
    xlabel('Time (\musec)'); ylabel('Vctrl (Volt)') 
    hold on; 
    clear t1; clear Taxis; clear freq1; clear Vct1; 
     
end 
 
 Modeling of Phase Noise (section 4.2.1.3) 
 
clear; close all; clc; 
 
f0 = 1e9;  % Central frequency 
res = 6;  % Resolution 
fs = res*f0;  % Sampling frequency 
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Nbits = 5000000;  % Number of bits 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
  
fj = [0.001, 0.003, 0.007, 0.01, 0.025, 0.04, ... 
     0.055, 0.07, 0.08, 0.095, 1]*10^6;  % Jitter frequencies 
Aj = [0.025, 0.03, 0.031, 0.027, 0.02, 0.021, ... 
     0.02, 0.012, 0.004, 0.005, 0.008]*2*pi;  % Jitter amplitudes 
%  Corrupted signal 
signal = (1+0.001*(2*randn(1,length(t))-1)).*cos(2*pi*f0*t ... 
       +Aj(1)*sin(2*pi*fj(1)*t+0.5*pi)+Aj(2)*sin(2*pi*fj(2)*t ... 
       +1.5*pi)+Aj(3)*sin(2*pi*fj(3)*t+2*pi) ... 
       +Aj(4)*sin(2*pi*fj(4)*t - 0.3*pi)+Aj(5)*sin(2*pi*fj(5)*t ... 
       +0.12*pi)+Aj(6)*sin(2*pi*fj(6)*t-0.1*pi) ... 
       +Aj(7)*sin(2*pi*fj(7)*t-0.8*pi)+Aj(8)*sin(2*pi*fj(8)*t ... 
       -2*pi)+Aj(9)*sin(2*pi*fj(9)*t-1.7*pi) ... 
       +Aj(10)*sin(2*pi*fj(10)*t+1.3*pi)+Aj(11)*sin(2*pi*fj(11)*t ...  
       -0.7*pi)); 
  
Pxx = periodogram(signal,[], max(256,2^nextpow2(length(signal)))); 
hpsd = dspdata.psd(Pxx,'Fs',fs); % Create a psd data object 
figure; plot(hpsd);  % Plot the psd 
xlabel('Frequency (GHz)'); ylabel('PSD (dB)'); 
axis([0.99 1.01 -150 70]); 
  
P = 10*log10(hpsd.data); Pc = max(P); 
k = find(P==Pc); fc = hpsd.frequencies(k); 
  
P = P(k:end)-Pc; freqOff = hpsd.frequencies(k:end) - fc; 
tmp1 = ones(1,20)/20; P = filter(tmp1,1,P); 
  
figure; semilogx(freqOff, P, '-', 'LineWidth', 2); 
xlabel('Frequency Offset (Hz)'); ylabel('Phase Noise (dBc/Hz)'); 
title('Phase Noise'); grid on; 
 
 Modeling of the Proposed TX Channel (section 5.3 and 5.3.1) 
 
clear; close all; clc; 
  
%  Signal characteristics 
A = 200e-3;  % Waveform amplitude 
Nbits = 10000;  % Number of bits 
dr = 10e9;  % Bitrate 
res = 100;   % Bit resolution 
fs = res*dr;  % Sampling rate 
fj = 10e6;  % Jitter frequency 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
seq = 2*round(rand(1,Nbits)) - 1;  % Random binary sequency 
%  Channel characteristics 
Aj = 0.1*(2*pi);  % Jitter amplitude 
ZS = 50;  % Source impedance 
ZL = 50;  % Output impedance 
w = 1.4e-3;  % Strip conductor width 
h = 0.8e-3;  % Separation of strip conductor and ground 
th = 1.4e-4;  % Thickness of strip conductor 
l = 20e-3;  % Line length 
sigma = 5.76e6;  % Substrate condutivity 
epsr = 4.7;  % Dielectric constant 
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f = 1e6:10e6:0.6e9;  % Channel bandwidth 
eps0 = 8.85e-12;  % Vacuum permitivity 
c = 3e8;  % Speed of light 
%  Line code characteristics 
linecode = 2;  % Select line code (index for cell array below) 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  % Line code options 
      
%  Generate the line signal 
TXin = LCjitter(A, seq, dr, Aj, fj, lncds{linecode}, t); 
  
%  Distort signal based on limited bandwidth 
[Z0, S_Params] = LineModel(ZS, ZL, f, w, h, th, l, c, ...  
                 eps0, epsr, sigma); 
TrFunc = tfunc(S_Params, ZS, Z0, ZL); 
RationalFunc = rationalfit(f,TrFunc); 
wfreq = linspace(0,25*f(end),500); 
[fresp, outf] = freqresp(RationalFunc,wfreq); 
[TXout,t] = timeresp(RationalFunc,TXin,1/fs); 
  
figure; plot(outf/(1e9),20*log10(abs(fresp))); 
xlabel('Frequency (GHz)'); ylabel('Magnitude (dB)'); 
title('Transmission Line Frequency Response'); 
  
hChan = comm.AWGNChannel('NoiseMethod','Signal to noise ratio (SNR)', ... 
                         'SNR', 36); 
TXout = step(hChan,TXout); 
  
%  Plot the received signal eye diagram 
NSymbs = 2;  % Number of symbols 
MinAmp = floor(min(TXout)*10)/10;  % Minimum eye diagram amplitude  
MaxAmp = ceil(max(TXout)*10)/10;  % Maximum eye diagram amplitude 
AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
NTraces = 2000;  % Number of traces for eye diagram simulation 
% Compute the eye diagram 
[EyeDiagram, Measurements] = EyeDiagramGen(TXout, fs, res, NSymbs, ... 
                             MinAmp, MaxAmp, AmpRes, NTraces); 
title('Eye Diagram'); 
display(Measurements);  % Display the measurements 
 
-----------------------------//------------------------------ 
 
function [ Z0, S_Params ] = LineModel( ZS, ZL, f, w, h, t, l, c, ... 
                            eps0, epsr, sigma ) 
% 
%  Function for generating a two-port network S-parameters. 
% 
%  1. Inputs 
%     ZS => Source impedance; ZL => Output impedance; 
%     f => Bandwidth; w => Strip conductor width; 
%     h => Separation of strip conductor and ground; 
%     t => Thickness of strip conductor; 
%     l => Line length; c => Speed of light; 
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%     eps0 => Vacuum permitivity; 
%     epsr => Dielectric constant; 
%     sigma => Substrate condutivity. 
% 
%  2. Outputs  
%     Z0 => Characteristic impedance; 
%     S_Params => S-parameters. 
% 
%     Author: Frederico Malafaia 
% 
  
    Zf0 = (eps0*c)^-1;  % Vacuum impedance 
    eps = eps0*epsr; 
     
    if( (w/h) <= 3.3) 
        aux0 = -0.5*((epsr-1)/(epsr+1))*(log(pi/2)+(log(4/pi)/epsr)); 
        aux1 = log((4*h/w)+sqrt(16*((h/w)^2)+2))+aux0;  
        Z0 = (Zf0/(pi*sqrt(2*(epsr+1))))*aux1; 
    else 
        aux0 = ((epsr+1)/(2*pi*epsr))*(log(pi*epsr/2)+log((w/(2*h))+ ... 
               0.94)); 
        aux1 = ((w/(2*h))+(log(4)/pi)+((log(eps*(pi^2)/16)/(2*pi))*( ... 
               (epsr-1)/(epsr^2)))+aux0)^-1; 
        Z0 = (Zf0/(2*pi*sqrt(epsr+1)))*aux1; 
    end 
     
    aux0 = (Z0*pi*sqrt(2*(epsr+1))/Zf0)+0.5*((epsr-1)/(epsr+1))*( ... 
           log(pi/2)+(log(4/pi)/epsr)); 
    epse = ((epsr+1)/2)+((1-(0.5*((epsr-1)/(epsr+1))*(log(pi/2)+ ... 
           (log(4/pi)/epsr))/aux0))^-2); 
     
    if( Z0 > (63 - 2*epsr) ) 
        epse = (epsr+1)/2+((epsr - 1)/2)*((1+(10*h)/w)^-0.555); 
    end 
     
    if( f(end) >= 2E9 ) 
        epse = epsr-((epsr-epse)/(1+((h/Z0)^1.33)*(0.43*(f(end)^2)- ... 
               0.009*(f(end)^3)))) 
    end 
     
    we = w+((t/pi)*log((4*exp(1))/(sqrt(((t/h)^2)+((1/(pi*((w/t)+ ... 
         1.1)))^2))))); 
     
    C = 4*eps0*epse/log(1+(4*h/we)*((8*h/we)+sqrt((8*h/we)^2+pi^2))); 
    L = (Z0^2)*C; 
  
    R = 1/(sigma*w*t); 
    tany = tan(sqrt(1./(sigma*pi*f*(4*pi*10^-7)))); 
    G = 2*pi*f.*tany*C; 
    alpha = (R/2)*sqrt(C/L)+(G/2)*sqrt(L/C); 
    beta = 2*pi*f*sqrt(L*C); 
    gamma = alpha + 1j*beta; 
  
    %  S-Parameters 
    roS = (ZS-Z0)/(ZS+Z0); 
    roL = (ZL-Z0)/(ZL+Z0); 
    for k = 1:length(f) 
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        %  3D array 
        S_Params(:,:,k) = (1/(1-(roS*roL*exp(-2*gamma(k)*l))))*[-roS+ ... 
                          roL*exp(-2*gamma(k)*l), sqrt((1-roS^2)*(1- ... 
                          roL^2))*exp(-gamma(k)*l); sqrt((1-roS^2)*(1 ... 
                          - roL^2))*exp(-gamma(k)*l), -roL+roS*exp( ... 
                          -2*gamma(k)*l)]; 
         
    end 
     
end 
 
-----------------------------//------------------------------ 
 
function [ TrFunc ] = tfunc( S_Params, ZS, Z0, ZL ) 
% 
%  Function for generating a two-port network transfer function. 
% 
%  1. Inputs 
%     S_params => S-parameters; 
%     ZS => Source impedance;  
%     Z0 => Characteristic impedance; 
%     ZL => Output impedance. 
% 
%  2. Outputs  
%     TrFunc => Transfer function. 
% 
%     Author: Frederico Malafaia 
% 
  
    roS = (ZS-Z0)/(ZS+Z0); 
    roL = (ZL-Z0)/(ZL+Z0); 
  
    TrFunc = (S_Params(2,1,:)/2).*((1+roL)*(1-roS)./((1- ... 
             roL*S_Params(2,2,:)).*(1-roS*S_Params(1,1,:)) ... 
             - roS*roL*S_Params(1,2,:).*S_Params(2,1,:))); 
     
end 
 
 Modeling of the Proposed Equalization (section 5.4.1) 
 
clear; close all; clc; 
  
%  Signal characteristics 
A = 200e-3;  % Waveform amplitude 
Nbits = 10000;  % Number of bits 
dr = 10e9;  % Bit rate 
res = 100;   % Bit resolution 
fs = res*dr;  % Sampling rate 
fj = 10e6;  % Jitter frequency 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
seq = 2*round(rand(1,Nbits)) - 1;  % Random binary sequency 
%  Channel characteristics 
Aj = 0.1*(2*pi);  % Jitter amplitude 
ZS = 50;  % Source impedance 
ZL = 50;  % Output impedance 
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w = 1.4e-3;  % Strip conductor width 
h = 0.8e-3;  % Separation of strip conductor and ground 
th = 1.4e-4;  % Thickness of strip conductor 
l = 20e-3;  % Line length 
sigma = 5.76e6;  % Substrate condutivity 
epsr = 4.7;  % Dielectric constant 
f = 1e6:10e6:0.6e9;  % Channel bandwidth 
eps0 = 8.85e-12;  % Vacuum permitivity 
c = 3e8;  % Speed of light 
%  Line code characteristics 
linecode = 2;  % Select line code (index for cell array below) 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  % Line code options 
      
%  Generate the line signal 
emphasisLevel = 0.2; 
seq = emphasis(emphasisLevel,seq); 
%  Generate jittered signal 
TXin = LCjitter(A, seq, dr, Aj, fj, lncds{linecode}, t); 
  
%  Distort signal based on limited bandwidth 
[Z0, S_Params] = LineModel(ZS, ZL, f, w, h, th, l, c, ... 
                 eps0, epsr, sigma); 
TrFunc = tfunc(S_Params, ZS, Z0, ZL); 
RationalFunc = rationalfit(f,TrFunc); 
wfreq = linspace(0,25*f(end),500); 
[fresp, outf] = freqresp(RationalFunc,wfreq); 
[TXout,t] = timeresp(RationalFunc,TXin,1/fs); 
  
figure; plot(outf/(1e9),20*log10(abs(fresp))); 
xlabel('Frequency (GHz)'); ylabel('Magnitude (dB)'); 
title('Transmission Line Frequency Response'); 
  
hChan = comm.AWGNChannel('NoiseMethod','Signal to noise ratio (SNR)', ... 
                         'SNR', 36); 
TXout = step(hChan,TXout); 
  
zero = 2*pi*(6.28e9); p1 = 10*zero; p2 = 2*pi*(10e9); 
G0 = 1; G1 = 10; K = G0*p2*G1; 
num = K*[1 zero]; den = [1 p1+p2 p1*p2]; 
Equalizer = tf(num,den); 
     
figure; B = bodeoptions; 
B.FreqUnits = 'Hz'; B.PhaseVisible = 'off'; 
bodeplot(Equalizer,B); 
title('Equalizer frequency response', 'FontSize', 24); 
xlabel('freq', 'FontSize', 20); ylabel('Gain (dB)', 'FontSize', 20); 
grid on; 
  
RXeq = lsim(Equalizer,TXout,t); 
  
%  Plot the received signal eye diagram 
NSymbs = 2;  %  Number of symbols 
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MinAmp = floor(min(RXeq)*10)/10;  % Minimum eye diagram amplitude  
MaxAmp = ceil(max(RXeq)*10)/10;  % Maximum eye diagram amplitude 
AmpRes = MaxAmp/100;  % Eye diagram amplitude resolution 
NTraces = 2000;  % Number of traces for the eye diagram simulation 
% Compute the eye diagram 
[EyeDiagram, Measurements] = EyeDiagramGen(RXeq, fs, res, NSymbs, ... 
                             MinAmp, MaxAmp, AmpRes, NTraces); 
title('Eye Diagram'); 
display(Measurements);  % Display the measurements 
grid off; 
 
-----------------------------//------------------------------ 
 
function [ TXout ] = emphasis(x,D) 
% 
%  Function for emphasize the transmitted signal 
% 
%  1. Inputs 
%     x           => Emphasis weigth; 
%     D           => Transmitted data. 
% 
%  2. Outputs  
%     TXout       => Emphasized data. 
% 
%     Author: Frederico Malafaia 
% 
  
    DpT_1 = [D(1) D(1:end-1)]; 
    Dn = xor(D,ones(1,length(D))); 
    DnT_1 = [Dn(1) Dn(1:end-1)]; 
    TXout = D - x*DpT_1 - (Dn - x*DnT_1); 
  
end 
 
 Modeling of the 2XO CDR (section 5.4.2.1) 
 
clear; close all; clc; 
  
%  Signal characteristics 
A = 200e-3;  % Waveform amplitude 
Nbits = 100000;  % Number of bits 
dr = 10e9;  % Bitrate 
res = 100;   % Bit resolution 
fs = res*dr;  % Sampling rate 
fj = [0.1:0.01:0.7 10:20:3000]*10^6;  % Jitter frequency 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
seq = round(rand(1,Nbits));  % Random binary sequency 
%  Channel characteristics 
Aj = (0.2:0.01:0.7)*(2*pi);  % Jitter amplitude 
snr = 12;  % Signal SNR 
ZS = 50;  % Source impedance 
ZL = 50;  % Output impedance 
w = 1.4e-3;  % Strip conductor width 
h = 0.8e-3;  % Separation of strip conductor and ground 
th = 1.4e-4;  % Thickness of strip conductor 
l = 20e-3;  % Line length 
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sigma = 5.76e6;  % Substrate condutivity 
epsr = 4.7;  % Dielectric constant 
f = 1e6:10e6:0.6e9;  % Channel bandwidth 
eps0 = 8.85e-12;  % Vacuum permitivity 
c = 3e8;  % Speed of light 
[Z0, S_Params] = LineModel(ZS, ZL, f, w, h, th, l, c, ... 
                 eps0, epsr, sigma); 
TrFunc = tfunc(S_Params, ZS, Z0, ZL); 
RationalFunc = rationalfit(f,TrFunc); 
wfreq = linspace(0,25*f(end),500); 
[fresp, outf] = freqresp(RationalFunc,wfreq); 
%  Emphasis 
emphasisLevel = 0.1; 
seqe = emphasis(emphasisLevel,seq); 
%  RX Linear Equalization 
p1 = 2*pi*9.5e9; p2 = 2*pi*11e9; 
zero = 2*pi*4e9; K = p1*p2/zero; 
num = K*[1 zero]; den = [1 p1+p2 p1*p2]; 
Equalizer = tf(num,den); 
%  Line code characteristics 
linecode = 2;  % Line code number 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  % Line code options 
  
%  Transmission Process 
for m = 1:length(Aj) 
    for p = 1:length(fj) 
         
        %  Generate jittered signal 
        [TXin, aux] = LCjitter(A, seqe, dr, Aj(m), ... 
                      fj(p), lncds{linecode}, t); 
        deltaJ = diff(aux); 
        %  Distort signal based on limited bandwidth 
        [TXout,t1] = timeresp(RationalFunc,TXin,1/fs); 
        %  Compute noise scale at specified SNR 
        Arms = sqrt(mean(TXout.^2));  % Signal amplitude in rms 
        Nrms = Arms/(10^(snr/20));  % Noise amplitude in rms 
        Pn_avg = Nrms^2;  % Noise average power 
        An = sqrt(2*Pn_avg);  % Noise amplitude 
        % Add scaled noise to signal 
        TXout = TXout + An*(2*rand(size(TXout))-1); 
        %  RX equalization 
        RXeq = lsim(Equalizer,TXout,t); 
  
        %  PLL loop 
        Rp = 20000; Cp = 1e-9; 
        Ko = (1.1*dr - 0.8*dr)/10;  % VCO sensitivity 
        vPrev = 0; 
        fck = 0.8*dr;  % Initial clock 
        fc = fck;  % VCO central frequency 
        Ip = 2.5e-3;  % Charge pump current 
        k = 1;  % Bit index 
        T = 1/dr;  % bit period 
        n = Nbits;  % number of simulated bits 
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        freq = zeros(1,n); 
        aux1 = diff(TXin);  % find data transitions 
        aux1 = find(aux1>0);  % rising edges index 
        while(k <= n) 
             
            %  PD for error acquisition 
            a = find(aux1==aux(k+1)); 
            if(~isempty(a))  %  if there is transition 
                %  determine error 
                totalT = 1/fck - deltaJ(round(aux1(a)/res))/fs; 
            else 
                totalT = 0; 
            end 
             
            %  Loop filter 
            Vo = vPrev + Ip*Ko*(Rp+(T/Cp))*totalT/(2*pi); 
            vPrev = Vo; 
             
            %  VCO 
            fck = fc + Vo*Ko; 
             
            Vct(k) = Vo; freq(k) = fck; Taxis(k) = T; 
             
            %  Get sample 
            res1 = round(fs/fck); 
            sample(k) = RXeq((k-1)*(res) + round(res1/2) + 10); 
             
            %  Bit increment 
            T = T + (1/dr); k = k + 1; 
             
        end 
         
        %  Decision threshold 
        sample(sample>=0) = 1; sample(sample<0) = 0; 
        nErrors(m,p) = sum(xor(sample,seq(1:length(sample)))); 
         
    end 
end 
  
s = size(nErrors); k = 1; 
for m = 1:s(1) 
    for n = 1:s(2) 
        if((nErrors(m,n)>=0) & (nErrors(m,n)<10)) 
            a(k) = Aj(m)/(2*pi); jit(k) = fj(n); 
            k = k + 1; 
        end 
    end 
end 
inds0 = find(a<0.35 & jit<=0.05e9); 
a(inds0) = []; jit(inds0) = []; 
  
figure; 
% scatter(jit,a); hold on; 
my_poly = polyfit(jit,a,17); 
X = (0:0.1:3000)*10^6; % X data range 
Y = polyval(my_poly,X); 
% plot(X,Y,'g-'); 
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semilogx(X/dr,Y,'b-'); 
axis([1e-4 3e-1 0.2 0.5]); grid on; 
xlabel('Normalized Jitter Frequency (fjitter/f0)'); 
ylabel('Sinusoidal Jitter Amplitude (UIpp)'); 
title('Jitter Tolerance'); 
 
 Modeling of the 3XO CDR (section 5.4.2.2) 
 
clear; close all; clc; 
  
%  Signal characteristics 
A = 200e-3;  % Waveform amplitude 
Nbits = 100000;  % Number of bits 
dr = 10e9;  % Bitrate 
res = 100;  % Bit resolution 
fs = res*dr;  % Sampling rate 
fj = (10:20:3000)*10^6;  % Jitter frequency 
t = (0:((Nbits*res)-1))/fs;  % Time axis 
seq = round(rand(1,Nbits));  % Random binary sequency 
%  Channel characteristics 
Aj = (0.2:0.01:0.7)*2*pi;  % Jitter amplitude 
snr = 12;  % Signal SNR 
ZS = 50;  % Source impedance 
ZL = 50;  % Output impedance 
w = 1.4e-3;  % Strip conductor width 
h = 0.8e-3;  % Separation of strip conductor and ground 
th = 1.4e-4;  % Thickness of strip conductor 
l = 20e-3;  % Line length 
sigma = 5.76e6;  % Substrate condutivity 
epsr = 4.7;  % Dielectric constant 
f = 1e6:10e6:0.6e9;  % Channel bandwidth 
eps0 = 8.85e-12;  % Vacuum permitivity 
c = 3e8;  % Speed of light 
[Z0, S_Params] = LineModel(ZS, ZL, f, w, h, th, l, c, ... 
                 eps0, epsr, sigma); 
TrFunc = tfunc(S_Params, ZS, Z0, ZL); 
RationalFunc = rationalfit(f,TrFunc); 
wfreq = linspace(0,25*f(end),500); 
[fresp, outf] = freqresp(RationalFunc,wfreq); 
%  Emphasis 
emphasisLevel = 0.1; 
seqe = emphasis(emphasisLevel,seq); 
%  RX Linear Equalization Characteristics 
p1 = 2*pi*9.5e9; p2 = 2*pi*11e9; 
zero = 2*pi*4e9; K = p1*p2/zero; 
num = K*[1 zero]; den = [1 p1+p2 p1*p2]; 
Equalizer = tf(num,den); 
%  Line code characteristics 
linecode = 2;  %  Select line code (index for cell array below) 
lncds = {'Unipolar_NRZ'; ... 
         'Bipolar_NRZ'; ... 
         'Unipolar_RZ'; ... 
         'Bipolar_RZ'; ... 
         'AMI'; ... 
         'Manchester'};  %  Line code options 
      
%  Transmission Process 
for m = 1:length(Aj) 
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    for p = 1:length(fj) 
         
        %  Generate jittered signal 
        [TXin, aux] = LCjitter(A, seqe, dr, Aj(m), ... 
                   fj(p), lncds{linecode}, t); 
        %  Distort signal based on limited bandwidth 
        [TXout,t1] = timeresp(RationalFunc,TXin,1/fs); 
        %  Compute noise scale at specified SNR 
        Arms = sqrt(mean(TXout.^2));  % Signal amplitude in rms 
        Nrms = Arms/(10^(snr/20));  % Noise amplitude in rms 
        Pn_avg = Nrms^2;  % Noise average power 
        An = sqrt(2*Pn_avg);  % Noise amplitude 
        %  Add scaled noise to signal 
        TXout = TXout + An*(2*rand(size(TXout))-1); 
        %  RX equalization 
        RXeq = lsim(Equalizer,TXout,t); 
         
        %  PLL loop 
        Rp = 5000; Cp = 1e-9; 
        Ko = (1.1*dr - 0.8*dr)/10; 
        vPrev = 0; 
        fck = 0.8*dr;  % Initial clock 
        fc = fck;  % VCO central frequency 
        fref = dr; 
        Ip = 2.5e-3;  % Charge pump current 
        k = 1;  % Bit index 
        T = 1/dr;  % Bit period 
        n = Nbits;  % Number of simulated bits 
        freq = zeros(1,n); 
        lDelay = 33; 
        aux = aux(2:end); 
        while(k <= n) 
             
            %  PD for error acquisition 
            totalT(k) = 1/fck - 1/fref; 
             
            %  Loop filter 
            Vo = vPrev + Ip*Ko*(Rp+(T/Cp))*totalT(k)/(2*pi); 
            vPrev = Vo; 
             
            %  VCO 
            fck = fc + Vo*Ko; 
             
            Vct(k) = Vo; freq(k) = fck; Taxis(k) = T; 
             
            %  Get proper sample 
            res1 = fs/fck; 
            sampleTIE(k) = (res1 - (aux(k)-(k-1)*res))/fs; 
            if(sampleTIE(k) <= -0.3/dr) 
                %  Large negative error 
                sample(k) = RXeq((k-1)*res + round(2*res1/3) + lDelay); 
            elseif((sampleTIE(k) > -0.3/dr) & (sampleTIE(k) < 0.3/dr)) 
                %  Medium error 
                sample(k) = RXeq((k-1)*res + round(res1/3) + lDelay); 
            elseif(sampleTIE(k) >= 0.3/dr) 
                %  Large positive error 
                sample(k) = RXeq((k-1)*res + lDelay); 
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            end 
             
            %  Bit increment 
            T = T + (1/dr); k = k + 1; 
             
        end 
         
        %  Decision threshold 
        sample(sample>=0) = 1; sample(sample<0) = 0; 
        nErrors(m,p) = sum(xor(sample,seq(1:length(sample)))); 
         
    end 
end 
  
s = size(nErrors); k = 1; 
for m = 1:s(1) 
    for n = 1:s(2) 
        if((nErrors(m,n)>0) & (nErrors(m,n)<10)) 
            a(k) = Aj(m)/(2*pi); jit(k) = fj(n); 
            k = k + 1; 
        end 
    end 
end 
inds0 = find(a>=0.3 & jit>=1e9); 
a(inds0) = []; 
jit(inds0) = []; 
inds1 = find(a<=0.7 & jit<=150e6); 
a(inds1) = []; 
jit(inds1) = []; 
  
figure; 
% scatter(jit,a); hold on ; 
my_poly = polyfit(jit,a,7); 
X = (0:0.001:3000)*10^6; % X data range  
Y = polyval(my_poly,X); 
% plot(X,Y,'g-'); 
semilogx(X/dr,Y,'g-'); 
axis([4e-3 3e-1 0.2 0.7]); grid on; 
xlabel('Normalized Jitter Frequency (fjitter/f0)'); 
ylabel('Sinusoidal Jitter Amplitude (UIpp)'); 
title('Jitter Tolerance'); 
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